Effect of Channel Length in LDMOSFET on the Switching Characteristic of CMOS Inverter |
Cui, Zhi-Yuan
(Department of Semiconductor Engineering, Chungbuk University)
Kim, Nam-Soo (Department of Semiconductor Engineering, Chungbuk University) Lee, Hyung-Gyoo (Department of Semiconductor Engineering, Chungbuk University) Kim, Kyoung-Won (Hynix Semiconductor Inc.) |
1 | A. P. Chandraksan, S. Sheng, and R. W. Brodersen, 'Low-power CMOS digital design', IEEE JSSC, Vol. 27, No. 4, p. 473, 1992 |
2 | N. Fjjishima, A. Sugi, S. Kajiwara, K. Matsubara, Y. Nagayasu, C. Andre, and T. Salama, 'A high density, low on-resistance, trench lateral power MOSFET with a trench bottom source contact', Proc. ISPSD, p. 143, 2001 |
3 | T. Kubota, K. Watanabe, K . Karouji, M. Ueno, Y. Anai, Y. Kawaguchi, and A. Nakagawa, 'Cost-effective approach in LDMOS with partial 0.35m design into conventional 0.6 m process', Proc. ISPSD, p. 245, 2004 |
4 | M. G. Johnson, 'A symmetric CMOS NOR gate for high speed application', IEEE JSSC, Vol. Sc-23, No. 5, p. 1223, 1988 |