JSTS:Journal of Semiconductor Technology and Science

  • 제7권2호
  • /
  • Pages.94-97
  • /
  • 2007
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

PWM/PFM Dual Mode SMPS Controller IC for Active Forward Clamp and LLC Resonant Converters

  • 발행 : 2007.06.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

The desin and implementation of a CMOS analog integrated circuit that provides dual-mode modulations, PWM for active clamp reset converter and PFM for LLC resonant converter, is described. The proposed controller is capable of implementing programmable soft start and current-mode control with compensating ramp for PWM and frequency shifting soft start for PFM. Also it provides delay time for both modes. PWM mode is implemented by active clamp reset converter and PFM mode is implemented by LLC resonant convereter, respectively. The chip is fabricated using the 0.6um high voltage CMOS process.

키워드

참고문헌

  1. US RE37,609 E
  2. Fontan, A., Ollero, S.; de la Cruz, E.; Sebastian, J. 'Peak current mode control applied to the forward converter with active clamp' Power Electronics Specialists Conference, 1998. PESC 98 Record. 29th Annual IEEE, vol. 1, pp.45-51, May 1998
  3. Jso-Sun Choi; Kwyro Lee; 'Design of CMOS Tapered Buffer for Minimum Power-Delay Product', Solid-State Circuits, IEEE journal. vol. 29, pp.1142-1145, Sept. 1994 https://doi.org/10.1109/4.309912