JSTS:Journal of Semiconductor Technology and Science

  • 제7권2호
  • /
  • Pages.98-101
  • /
  • 2007
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

A Fully Integrated 5-GHz CMOS Power Amplifier for IEEE 802.11a WLAN Applications

  • Baek, Sang-Hyun (Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology) ;
  • Park, Chang-Kun (Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology) ;
  • Hong, Song-Cheol (Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology)
  • 발행 : 2007.06.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

A fully integrated 5-GHz CMOS power amplifier for IEEE 802.11a WLAN applications is implemented using $0.18-{\mu}m$ CMOS technology. An on-chip transmission-line transformer is used for output matching network and voltage combining. Input balun, inter-stage matching components, output transmission line transformer and RF chokes are fully integrated in the designed amplifier so that no external components are required. The power amplifier occupies a total area of $1.7mm{\times}1.2mm$. At a 3.3-V supply voltage, the amplifier exhibits a 22.6-dBm output 1-dB compression point, 23.8-dBm saturated output power, 25-dB power gain. The measured power added efficiency (PAE) is 20.1 % at max. peak, 18.8% at P1dB. When 54 Mbps/64 QAM OFDM signal is applied, the PA delivers 12dBm of average power at the EVM of -25dB.

키워드

참고문헌

  1. Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications: High Speed Physical Layer in the 5 GHz Band, IEEE Std. 802.11a-1999, Sep. 1999
  2. Tirdad Sowlati and Domine M. W. Leenaerts, 'A 2.4-GHz 0.18-${\mu}m$ CMOS self-biased cascode power amplifier,' IEEE J. Solid-State Circuits, vol. 38, pp. 1318-1324, Aug. 2003 https://doi.org/10.1109/JSSC.2003.814417

피인용 문헌

  1. A 1.8-GHz CMOS Power Amplifier Using Stacked nMOS and pMOS Structures for High-Voltage Operation vol.57, pp.11, 2009, https://doi.org/10.1109/TMTT.2009.2031936
  2. RF CMOS Power Amplifiers for Mobile Terminals vol.9, pp.4, 2009, https://doi.org/10.5573/JSTS.2009.9.4.257
  3. CMOS RF Power Amplifier for UHF Stationary RFID Reader vol.20, pp.2, 2010, https://doi.org/10.1109/LMWC.2009.2038552
  4. Integrated Bias Circuits of RF CMOS Cascode Power Amplifier for Linearity Enhancement vol.60, pp.2, 2012, https://doi.org/10.1109/TMTT.2011.2177857
  5. A CMOS Power Amplifier With a Built-In RF Predistorter for Handset Applications vol.60, pp.8, 2012, https://doi.org/10.1109/TMTT.2012.2198230
  6. A WLAN RF CMOS PA With Large-Signal MGTR Method vol.61, pp.3, 2013, https://doi.org/10.1109/TMTT.2013.2244228
  7. A CMOS Envelope Tracking Power Amplifier for LTE Mobile Applications vol.14, pp.2, 2014, https://doi.org/10.5573/JSTS.2014.14.2.235