References
- H. Horie, T. Fukano, T. Ito and H. Ishikawa, 'Multiple self-alignment MOS technology (MUSA/MOST)', IEDM Tech. Dig., San Francisco, CA, USA, December 9-12, pp. 638-641, 1984
- W. T. Lynch, 'Self-aligned contact schemes for source-drains in submicron devices', IEDM Tech. Dig.g, Washington, DC, USA, December 6-9, pp. 354-357, 1987
- J. R. Pfiester, R. D. Sivan, H. Ming Liaw, C. A. Seelbach and C. D. Gunderson, 'A self-aligned elevated source/drain MOSFET', IEEE Electron Dev. Lett., vol. 11 pp. 365-367, 1990 https://doi.org/10.1109/55.62957
- D. J. Frank, S. E. Laux, and M. V. Fishchetti, 'Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go?', IEDM Tech. Dig., San Francisco, CA, USA, December 13-16, pp. 553-556, 1992 https://doi.org/10.1109/IEDM.1992.307422
- H. S. Wong, K. K. Chan, and Y. Taur, 'Selfaligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel', Technical Digest of International Electron Device Meeting, Washington, DC, USA, December 7-10, pp. 427-430, 1997
- H. S. Wong, D. J. Frank, and P. M. Solomon, 'Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation', IEDM Tech. Dig., San Francisco, CA, USA, December 6-9, pp. 407-410, 1998 https://doi.org/10.1109/IEDM.1998.746385
- C. Fiegna, H. Iwai, T. Wada, T. Saito, E. Sangiorgi,B. Ricco, 'A New Scaling Methodology For The 0.1-0.025um MOSFET', in tech. dig. Symp. VLSI Tech., pp. 33-34, 1993
- K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, Y. Arimoto, 'Scaling theory for double-gate SOI MOSFET's', IEEE Trans. Electron Devices, vol. 40, pp. 2326-2329, 1993 https://doi.org/10.1109/16.249482
- B. Majkusiak, T. Janik, and J. Walczak, 'Semiconductor thickness effects in the double-gate SOI MOSFE', IEEE Trans. Electron Devices, vol. 45, pp. 1127-1134, 1998 https://doi.org/10.1109/16.669563
- D. Hisamoto, W. C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Cuo, E. Anderson, T. J. King, J. Bokor, and C. Hu, 'FinFET-a self-aligned double-gate MOSFET scalable to 20 nm', IEEE Trans. Electron Devices, vol. 47, pp. 2320-2325, 2000 https://doi.org/10.1109/16.887014
- X. Huang, W. C. Lee, C. Cuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y. K. Choi, K. Asano, V. Subramanian, T. J. King, J. Bokor, and C. Hu, 'Sub 50-nm FinFET: PMOS', IEDM Tech. Dig., Washington, DC, USA, December 5-8, pp. 67-70, 1999 https://doi.org/10.1109/IEDM.1999.823848
- J. Kedzierski, D. M. Fried, E. J. Nowak, T. Kanarsky, J. H. Rankin, H. Hanafi, W. Natzle, D. Boyd, Y. Zhang, R. A. Roy, J. Newbury, C. Yu, Q. Yang, P. Saunders, C. P. Willets, A. Johnsons, S. P. Cole, H. E. Young, N. Carpenter, D. Rakowski, B. A. Rainey, P. E. Cottrell, M. Ieong, and H. S. P. Wong, 'High-performance symmetric-gate and CMOS-compatible Vt asymmetric-gate FinFET devices', IEDM Tech. Dig., Washington, DC, USA, December 2-5, pp. 19.5.1-19.5.4, 2001
- Yang-Kyu Choi, Nick Lindert, Peiqi Xuan, Stephen Tang, Daewon Ha, Erik Anderson, Tsu-Jae King, Jeffrey Bokor, and Chenming Hu, 'Sub-20 nm CMOS FinFET technologies', IEDM Tech. Dig., Washington, DC, USA, December 2-5, pp.19.1.1.-19.1.4, 2001 https://doi.org/10.1109/IEDM.2001.979526
- Won-ju Cho, Jong-heon Yang, Kiju Im, Jihoon Oh and Seongjae Lee, 'Fabrication and Process Simulation of SOI MOSFETs with a 30-nm Gate Length', J. Korean Phys. Soc., vol. 43, pp. 897-902, 2003
- Jong-Heon Yang, Jihun Oh, Won-ju Cho, Seongjae Lee, Kiju Im and Kyoungwan Park, 'Defect-Free Ultra-Shallow Source/Drain Extension Using Spin-on-Dopants for Deep Submicron SOI MOSFET Applications', J. Korean Phys. Soc., vol. 44, pp. 423-426, 2004
- The International Technology Roadmap for Semiconductors 2004 Edition, Front End Processes, (Semiconductor Industry Association, San Jose, CA95110), 2004