Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of Synchronous Quaternary Counter using Quaternary Logic Gate Based on Neuron-MOS

뉴런 모스 기반의 4치 논리게이트를 이용한 동기식 4치 카운터 설계

  • Published : 2005.03.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, quaternary logic gates using Down literal circuit(DLC) has been designed, and then synchronous Quaternary un/down counter using those gates has been proposed The proposed counter consists of T-type quaternary flip flop and 1-of-2 threshold-t MUX, and T-type quaternary flip flop consists of D-type quaternary flip flop and quaternary logic gates(modulo-4 addition gates, Quaternary inverter, identity cell, 1-of-4 MUX). The simulation result of this counter show delay time of 10[ns] and power consumption of 8.48[mW]. Also, assigning the designed counter to MVL(Multiple-valued Logic) circuit, it has advantages of the reduced interconnection and chip area as well as easy expansion of digit.

본 논문에서는 다운 디지털 회로(DLC)를 이용하여 4치 논리 게이트를 설계하였고, 이들 게이트를 이용하여 동기식 4치 up/down 카운터를 제안하였다. 제안된 카운터는 T-type 4치 플립플롭과 $2\times1$ 임계-t 멀티플렉서로 이루어져 있고, T-type 4치 플립플롭은 D-type 4치 플립플롭과 4치 논리 게이트들(모듈러-4 가산 게이트, 4치 인버터, 항등 셀, $4\times1$ 멀티플렉서)로 구성되어 있다. 이 카운터의 모의실험 결과는 10[ns]의 지연시간과 8.48[mW]의 전력소모를 보여준다. 또한 다치논리 회로로 설계된 카운터는 상호결선과 칩 면적의 감소뿐만 아니라 디지트 확장의 용이함의 이점을 가진다.

Keywords

References

  1. K.C Smith, 'Multiple-Valued logic: a tutorial and appreciation', IEEE Computers, vol. 21, pp. 17-27, Apr. 1988 https://doi.org/10.1109/2.48
  2. D. Etiemble, 'On the performance of the Multivalued integrated Circuits: Past, Present an Future', Proc. 22nd ISMVL pp. 154-164, Sendai Japan, May 1992
  3. George Epstein, 'Multiple-valued logic design an introduction', Institute of Physics Publishing Ltd. 1993
  4. T. Shibata and T. Ohmi, 'A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations', IEEE Electron Devices, vol. 39, 6, June 1992 https://doi.org/10.1109/16.137325
  5. J. Shen and K. Tanno and O. Ishizuka and Z. Tang, 'Application of Neuron-MOS to Current -Mode Multi-Valued Logic Circuits', Proc. 28th ISMVL pp. 128-133, Fukuoka Japan, May 1998
  6. J. shen and K. Tanno and O. Ishizuka, 'Down Literal circuit with Neuron-MOS Transistors and Its Applications', Proc. 29th ISMVL pp. 180-185, Freiburg Germany, May 1999
  7. Xunwei Wu, Franklin Prosser, 'Ternary CMOS Sequential Circuits', Multiple-Valued Logic, 1988, Proceedings of the Eighteenth International Symposium on, 24-26 May 1988, pp. 307 -313 https://doi.org/10.1109/ISMVL.1988.5188
  8. Xunwei Wu: Xiexiong Chen; Prosser, F. 'Multiple- Valued Logic', 1989. Proceedings, Nineteenth International Symposium on , 29-31 May 1989 pp. 58 -62
  9. Current, K. W. 'Design of a quaternary latch circuit using a binary CMOS RS latch', Multiple- Valued Logic, 2000. Proceedings. 30th IEEE International Symposium on, 23-25 May 2000, pp.377-381 https://doi.org/10.1109/ISMVL.2000.848646
  10. Thoidis, I.M.; Soudris, D.; Karafyllidis, I.; Thanailakis, A.; 'The design of low power multiple-valued logic encoder and decoder circuits', Electronics, Circuits and Systems, 1999. Proceedings of ICECS '99. The 6th IEEE International Conference on , Volume: 3 , 5-8 Sept. 1999, pp. 1623 -1626 vol.3 https://doi.org/10.1109/ICECS.1999.814484
  11. 한성일, 이호경, 황종학, 김홍수, '2진-4치 변환기 설게에 관한 연구', 전자공학회 논문지-SC 제40권 3호, 2003년 5월, Vol. 40, No. 31, pp. 60-70
  12. Etiemble, D. Israel, M.'Comparison of binary and multivalued ICs according to VLSI criteria', Computer, Volume:21 Issue:4, April 1988 pp. 28-42 https://doi.org/10.1109/2.49
  13. Guo, Y.B. Current, K.W., 'Voltage comparator circuits for multiple-valued CMOS logic', Multiple- Valued Logic, 2002. ISMVL 2002. Proceedings 32nd IEEE International Symposium on , 15-18 May 2002, pp. 67-73 https://doi.org/10.1109/ISMVL.2002.1011072
  14. Motoi Inaba, Koichi Tanno, Okihiko Ishizuka 'Multi-Valued Flip-Flop with Neuron-CMOS NMIN Circuits', Multiple-Valued Logic, 2002, ISMVL 2002, Proceeding 32nd IEEE International Symposium on, 15-18 May 2002, pp. 282-288 https://doi.org/10.1109/ISMVL.2002.1011100