Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A New Reseeding Methodology Using a Variable-Length Multiple-Polynomial LFSR

가변 길이의 다중 특성 다항식을 사용하는 LFSR을 이용한 새로운 Reseeding 방법

  • Yang Myung-Hoon (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Kim Youbean (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Lee Yong (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Park Hyuntae (Department of Electrical and Electronic Engineering, Yonsei University) ;
  • Kang Sungho (Department of Electrical and Electronic Engineering, Yonsei University)
  • 양명훈 (연세대학교 전기전자공학과) ;
  • 김유빈 (연세대학교 전기전자공학과) ;
  • 이용 (연세대학교 전기전자공학과) ;
  • 박현태 (연세대학교 전기전자공학과) ;
  • 강성호 (연세대학교 전기전자공학과)
  • Published : 2005.03.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a new reseeding methodology using a variable-rank multiple-polynomial linear feedback shift register (MP-LFSR). In the proposed reseeding scheme, a test cube with large number of specified bits is encoded with a high-rank polynomial, while a test cube with a small number of specified bits is encoded with a low-rank polynomial. Therefore, according to the number of specified bits in each test cube, the size of the encoded data can be optimally reduced. A variable-rank MP-LFSR can be implemented with a slight modification of a conventional MP-LFSR and Multiple Polynomial can be represented by adding just 1 bit to encoding data. The experimental results on the largest ISCAS'89 benchmark circuits show that the proposed methodology can provide much better encoding efficiency than the previous methods with adequate hardware overhead.

본 논문에서는 가변 길이의 다중 특성 다항식을 사용하는 IFSR (MP-LFSR)을 사용한 새로운 reseeding 방법을 제안한다. 제안된 reseeding 방법에서 많은 수의 specified bits를 가진 test cube는 높은 차수의 다항식으로 인코딩되고 반면에 적은 수의 specified bit를 가진 test cube는 낮은 차수의 다항식으로 인코딩 된다. 따라서 각 test cube에서 specified bit의 숫자에 따라서 인코딩 되는 data의 크기를 최적으로 줄일 수 있다. 가변 길이의 MP-LFSR은 기존의 MP-LFSR를 간단히 수정하여 구현이 가능하고 인코딩 데이터에 1 비트만을 추가하여 여러 개의 특성 다항식을 제어할 수 있다. 면적이 큰 ISCAS'89 벤치 회로에 대한 실험 결과는 제안된 방법이 비교적 작은 크기의 하드웨어 오버헤드로써 이전의 방법들 보다 좋은 인코딩 효율을 보여준다.

Keywords

References

  1. A. Chandra and K. Chakrabarty, 'System-on-a-chip test-data compression and decompression architecture based on Geology codes,' IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, pp. 355-368, March 2001 https://doi.org/10.1109/43.913754
  2. P. H. Bardell, W. McAnney, and J. Savir, Built-in test for VISI: Pseudo-Random Techniques. New York: Wiley, 1987
  3. V. D. Agrawal, C. R. Kime, and K. K. Saluja, 'A tutorial on built-in self-test - Part 1: Principles,' IEEE Design & Test of Computers, Vol. 10, pp. 73-82, March 1993 https://doi.org/10.1109/54.199807
  4. V. D. Agrawal, C. R. Kime, and K. K. Saluja, 'A tutorial on built-in self-test - Part 2: Applications,' IEEE Design & Test of Computers, Vol. 10, pp. 69-77, July 1993 https://doi.org/10.1109/54.211530
  5. H. -J. Wunderlich and Y. Zorian, Built-In Self Test (BIST): Synthesis of Self-Testable Systems. Norwell, MA: Kluwer, 1997
  6. H. -S, Kim, J, -K. Lee, and S. Kang, 'A new multiple weight set calculation algorithm,' Proc. Int Test Conf., pp. 878-894, 2001 https://doi.org/10.1109/TEST.2001.966710
  7. B. Koenemann, 'LFSR-coded test pattern for scan designs,' Proc. Eur. Test Conf., pp. 237-242, 1991
  8. S. Hellebrand, B. Reeb, S. Tarnick, and H. -J. Wunderlich, 'Pattern generation for a deterministic BIST scheme,' Proc. Int Computer-Aided Design Conf., pp. 88-94, 1995 https://doi.org/10.1109/ICCAD.1995.479997
  9. S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtois, 'Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers,' IEEE Trans. Computers, Vol. 44, pp. 223-233, Feb. 1995 https://doi.org/10.1109/12.364534
  10. N. Zacharia, J. Rajski, J. Tyszer, and J. A. Waicukauski, 'Two-dimensional test decompressor for multiple scan design,' Proc. Int Test Conf., pp. 186-194, 1996
  11. J. Rajski, J. Tyszer, and N. Zacharia, 'Test data decompression for multiple scan designs with boundary scan,' IEEE Trans. Computers, Vol. 47, pp. 1188-1200, Nov. 1998 https://doi.org/10.1109/12.736428
  12. C. V. Krishna, A. Jas, and N. A. Touba, 'Test vector encoding using partial LFSR reseeding,' Proc. Int. Test Conf., pp. 885-893, 2001 https://doi.org/10.1109/TEST.2001.966711