High $f_T$ 30nm Triple-Gate $In_{0.7}GaAs$ HEMTs with Damage-Free $SiO_2/SiN_x$ Sidewall Process and BCB Planarization

  • Kim, Dae-Hyun (ISRC & School of Electrical and Computer Engineering, Seoul National University) ;
  • Yeon, Seong-Jin (ISRC & School of Electrical and Computer Engineering, Seoul National University) ;
  • Song, Saegn-Sub (ISRC & School of Electrical and Computer Engineering, Seoul National University) ;
  • Lee, Jae-Hak (WAVICS, Co., Ltd.) ;
  • Seo, Kwang-Seok (ISRC & School of Electrical and Computer Engineering, Seoul National University)
  • Published : 2004.06.30

Abstract

A 30 nm $In_{0.7}GaAs$ High Electron Mobility Transistor (HEMT) with triple-gate has been successfully fabricated using the $SiO_2/SiN_x$ sidewall process and BCB planarization. The sidewall gate process was used to obtain finer lines, and the width of the initial line could be lessened to half by this process. To fill the Schottky metal effectively to a narrow gate line after applying the developed sidewall process, the sputtered tungsten (W) metal was utilized instead of conventional e-beam evaporated metal. To reduce the parasitic capacitance through dielectric layers and the gate metal resistance ($R_g$), the etchedback BCB with a low dielectric constant was used as the supporting layer of a wide gate head, which also offered extremely low Rg of 1.7 Ohm for a total gate width ($W_g$) of 2x100m. The fabricated 30nm $In_{0.7}GaAs$ HEMTs showed $V_{th}$of -0.4V, $G_{m,max}$ of 1.7S/mm, and $f_T$ of 421GHz. These results indicate that InGaAs nano-HEMT with excellent device performance could be successfully fabricated through a reproducible and damage-free sidewall process without the aid of state-of-the-art lithography equipment. We also believe that the developed process will be directly applicable to the fabrication of deep sub-50nm InGaAs HEMTs if the initial line length can be reduced to below 50nm order.

Keywords

References

  1. P. C. Chao, A. J. Tessmer, K. G. Duh, P. Ho, M. Kao, P. M. Smith, J. M. Ballingall, S. M. J. Liu and A. A. Jabra, 'W-Band Low-Noise InAlAs/InGaAs Lattice-matched HEMT's,' IEEE Electron Device Lett., vol. 11, pp. 59-62, Jan., 1990 https://doi.org/10.1109/55.46931
  2. P. M. Smith, 'InP-based HEMTs for microwave and millimeter-wave applications', in Proc. Indium Phosphide and related Conf., Sapporo, Japan, pp. 9-13, 1995 https://doi.org/10.1109/ICIPRM.1995.522078
  3. G. -W. Wang, Y. -K. Chen, W. J. Schaff, and L. F. Eastman, 'A $0.1{\mu}m\;Al_{0.5}In_{0.5}As/Ga_{0.5}In_{0.5}As$ MODFET fabricated on GaAs substrate,'IEEE Trans. Electron Devices, vol. 35, pp. 818-823, 1988 https://doi.org/10.1109/16.3331
  4. K. Shinohara, Y. Yamashta, A. Endoh, K. Hikosaka, T. Matsui, T. Mimura and S. Hiyamizu, 'Extremely High-Speed Lattice-Matched InGaAs/InAlAs High Electron Mobility Transistors with 472GHz Cutoff frequency,' Japanese Journal of Applied Physics, vol. 41, pp. L437-L439, 2002 https://doi.org/10.1143/JJAP.41.L437
  5. T. Suemitsu, H. Yokoyama, T. Ishii, T. Enoki, G. Meneghesso and E. Zanoni, '30-nm Two-Step Recess Gate InP-Based InAlAs/InGaAs HEMTs', IEEE Trans. Electron Devices, vol. 49, No. 10, pp. 1694-1700, 2002 https://doi.org/10.1109/TED.2002.803646
  6. Y. Yamashita, A. Endoh, K. Shinohara, M. Higashiwaki, K. Hikosaka and T. Mimura, 'Ultra-Short 25nm-Gate Lattice-Matched InAlAs/InGaAs HEMTs within the Range of 400GHz Cutoff frequency,'IEEE Trans. Electron Device Letters, vol. 22, no. 8, pp. 367-369, 2001 https://doi.org/10.1109/55.936345
  7. M. Ono, M. Saito, T. Yoshitomi, C. Fiegna, T. Ohguro, H. Iwai, 'Sub-50nm gate length n-MOSFETs with 10nm phoshorus source and drain junctions' IEEE ElectronDevices Meeting (IEDM), pp. 5-8, Dec. 1993 https://doi.org/10.1109/IEDM.1993.347385
  8. D. H. Kim, S. J. Kim, Y. H. Kim and K. S. Seok, 'Damage-Free SiO2/SiNx Side-wall Gate Process and its application to 40nm InGaAs/InAlAs HEMT's with 65% InGaAs Channel', Proc. Int. Indium Phosphide and Related Materials (IPRM), pp. 61-64, Santa Barbara, USA, 2003
  9. D. H. Kim, S. W. Kim, S. C. Hong, S. W. Paek, J. H. Lee, K. W. Jung and K. S. Seo, 'Fabrication and Characterization of $0.2{\mu}m$ InAlAs/InGaAs MHEMT's with Inverse Step-Graded InAlAs Buffer on GaAs substrate,' Journal of Semiconductor Technology and Science, vol. 1, no. 2, pp. 111-115, 2001