Analysis of Power Noises by Chip-to-Chip Power Coupling on High-Speed Memory Modules

고속 메모리 모듈에서 칩 간의 파워커플링에 의한 파워 잠음 분석

  • 위재경 (숭실대학교 공과대학 정보통신공학부)
  • Published : 2004.10.01

Abstract

This paper illustrates the noise characteristics under chip's core operations according to types of packages and modules for DDR DRAM For analyzing this, the impedance profiles and power noises are analyzed with DRAM chips having commercial TSOP package and commercial FBGA package on TSOP-based DIMM and FBGA-based DIMH In controversy with common concepts, we find that the noise-isolation characteristics of FBGA package are more weak and sensitive on transferred noises than those of the TSOP package. In addition, the simulated results show that the decoupling capacitor locations of modules are more important to control the self and transfer noise characteristics than the lead inductance of the packages. Therefore, satisfying the target spec of the noise suppression and isolation can be achieved through the design of power distribution systems only with considering not only the package types but also the whole module system.

이 논문은 파워 잡음 특성이 칩(chip)의 코아 동작에 따라 DDR DRAM용 모듈(Module)과 패키지(package)의 종류의 영향을 받는 다는 것을 보여주고 있다. 이를 분석하기 위해 상용 TSOP-based DIMM 과 FBGA-based DIMM에서 FBGA와 TSOP 패키지형 DRAM 칩을 가지고 임피던스 모양과 파워 잡음을 분석하였다. 일반적인 상식과 달리, FBGA 패키지의 잡음 격리 특성이 TSOP 패키지의 잡음 격리 특성보다 전달되는 잡음에 더 약하고 민감하다는 것이 발견되었다. 또한 자체 및 전달 잡음 특성을 조절하는데 있어서는 모듈상의 디커풀링 커패시터(decoupling capacitors)들 위치가 패키지 자체의 리드선 인덕턴스(lead inductance)보다 더 중요하다는 것을 또한 시뮬레이션 결과들은 보여준다. 따라서 잡음 억제나 잡음 전달로부터 격리의 목표설정 값을 만족시키는 것은 패키지 형태 뿐 아니라 모듈 전체를 고려한 파워 분배 시스템의 설계를 통해서만 얻어질수 있다.

Keywords

References

  1. J.-H. Choi, Y.-J. Kim, J.-K. Wee, and S. Lee, 'Pipelined Wake-Up Scheme to Reduce Power Line Noise for Block-Wise Shutdown of Low-Power VLSI Systems' IEICE trans. on Electronics, Vol. E87-C, No.4, pp629-633, April, 2004
  2. A. Waizman and C.-Y. Chung, 'Resonant Free Power Network Design Using Extended Adaptive Voltage Positioning(EAVP) Methodology,' IEEE Transactions on Advanced Packaging, vol. 24, no. 3, pp. 236-245, Aug. 2001 https://doi.org/10.1109/6040.938289
  3. M. Badaroglu, M. van Heijningen, V. Gravot, J. Compiet, S. Donnay, G. Gielen, and H. De Man, 'Modeling and Experimental Verification of Substrate Noise Generation in a 220-Kgates WLAN System-on-Chip with Multiple Supplies', IEEE Journal of Solid-State Circuits, vol. 38, no. 7, pp, 1250-1260, Jul. 2003 https://doi.org/10.1109/JSSC.2003.813254
  4. W. H. Ryo, H. Fahmy, and H. Maramis, 'High Frequency Simultaneous Switching Output Noise (SSO) Simulation Methodology For a DDR333/400 Data Interface,' Ansoft High-Speed Design Forum, July 2002
  5. D. Herrel and B. Becker, 'Modeling of power distribution system for high performance microprocessors,' IEEE Transaction on Advanced Packaging, vol.22, no.3, pp.240-248, Aug. 1999 https://doi.org/10.1109/6040.784471
  6. Y. Eo, W. R. Eisenstadt 'A Compact Multilayer IC Package Model for Efficient Simulation, Analysis, and Design of High-performance VLSI Circuits,' IEEE Transactions on Advanced Packaging, vol. 26, no. 4, pp. 392-401, Aug. 2003 https://doi.org/10.1109/TADVP.2003.821093
  7. S. M. Lee Y.-J. Kim, G. Moo, S. Lee, and J.-K. Wee, 'A Lumped-Circuit-Model-Based Design Method for Power Distribution Networks of Digital Circuit System', 7th IEEE Workshop on Signal Propagation on Interconnects' 2003, (Siena, Italy), pp.171-174. May 2003