Design of digital clock level translator with 50% duty ratio from small sinusoidal input (작은 정현파입력의 50% Duty Ratio 디지털 클럭레벨 변환기 설계)
-
- The Journal of Korean Institute of Communications and Information Sciences
- /
- v.23 no.8
- /
- pp.2064-2071
- /
- 1998