

무정전전원장치용 단상 전압형 인버터의 출력 LC필터 설계

論 文

56P-2-3

Output LC Filter Design of Single Phase Voltage Source Inverter Used for Uninterruptible Power Supply

閔完基[†] · 金載植* · 崔載昊**

(Wan-Ki Min · Jae-Sik Kim · Jae-Ho Choi)

Abstract - The LC filter design procedure of the inverter output filter is described. The transfer function of the filter output voltage to the load current is described with the capacitor value and the system time constant considering the system controller. By using the closed form of the relation between the filter capacitor value and the system time constant, the capacitor value can be calculated with the given system time constant and vice versa. It is more practical for the implementation of power and control circuit of inverter. And as the effect of the load current to the voltage distortion can be calculated from the closed form, it is possible to analyze the system how much the voltage waveform is distorted in case of the nonlinear load. All the proposed design procedure is verified with the simulation and experimental results.

Key Words : LC Filter, Filter Design Method, CDM Controller, Low THD, UPS

1. INTRODUCTION

The AC power supply such as UPS(Uninterruptible power supply) inverter requires a L-C low-pass filter at the output side to reduce the harmonics generated by the pulsating modulation of voltage waveform. For the design of L-C low-pass filter, the cut-off frequency of filter is considered to be able to eliminate the most low order harmonics of the output voltage waveform. To operate as an ideal voltage source, that means no additional voltage distortion even though under the load variation or a nonlinear load, the output impedance of the inverter must be kept zero. Therefore, the capacitance value should be maximized and the inductance value should be minimized at the selected cut-off frequency of the low-pass filter. But, as increasing the capacitor value, the inverter power rating will be increased due to the increase of the reactive power of the filter. The capacitor value should be limited to some value and the inductance value should be increased as much as the decrease of capacitor value. So it is basically difficult to get the zero output impedance so far as the L-C filter is used.[1] Theoretically, the output impedance of a PWM inverter

can be controlled by the gain and bandwidth of its voltage regulating loop.[2] But the system control response is limited as the structure of the controller, inverter switching frequency, and the sampling speed of the microprocessor. Therefore, in the conventional filter design procedure, the component values of L-C filter are usually modified when we establish the feedback controller of an inverter.

A lot of studies have been accomplished on the optimal L-C filter design. Most of them are based on the cost function defined by the reactive power rating of the filter components under the steady state condition.[3,4] Each value of L and C component is determined to minimize the reactive power in these components. But, if the value of L-C filter is selected to minimize the cost function, then it is common that the filter components are determined at the set of a small capacitance and a large inductance in the previous studies, and consequently the output impedance of the inverter is so high. With these design values, the voltage waveform of the inverter output can be sinusoidal under the linear load or steady state condition. But in case of a step change of the load or a nonlinear load, the output voltage waveform will be distorted cause by the slow system response.

The distortion of voltage waveform can be mitigated with an additional voltage feedback controller. But its performance is limited as the time constant of the controller, inverter switching frequency, and the sampling speed of microprocessor. Therefore, the filter design values should be modified through the try and error method as the performance of the controller to reduce the

[†] 교신저자, 正會員 : 朝鮮理工大學 電氣科 副教授 · 工博
E-mail : wkmin@mail.chosun-c.ac.kr

* 正會員 : (주)포스콘 技術研究所 責任研究員 · 工博

** 正會員 : 忠北大學校 電氣電子工學部 教授 · 工博

接受日字 : 2007年 2月 7日

最終完了 : 2007年 4月 13日




Fig. 1 Power circuit of single phase PWM-VSI.




Fig. 2 Block diagram of single phase PWM-VSI.

distortion of the voltage waveform as mentioned above. So if the relation between the distortion of the voltage waveform and the performance of the controller can be described as the closed form, then it may be possible to design the L-C filter of inverter considering the performance of the system controller.[5,8]

This paper describes the design procedure of the inverter output filter. The transfer function of the filter output voltage to the load current is described with the capacitor value and the system time constant considering the performance of the system controller. This means that the relation between the filter capacitor value and the system time constant is given as the closed form. By using the closed form of the relation between the filter capacitor value and the system time constant, the capacitor value can be calculated with the given system time constant and vice versa. It is more practical for the implementation of power and control circuit of inverter. And as the effect of the load current to the voltage distortion can be calculated from the closed form, it is possible to analyze the system how much the voltage waveform is distorted in case of the nonlinear load. The proposed design procedure of VSI output filter is well organized schematically with a flow chart and verified with the simulation and experimental results.

2. SINGLE-PHASE PWM-VSI SYSTEM

Figure 1 shows the power circuit of the single phase PWM-VSI with any linear or nonlinear load. The load current flows differently depending on the various kinds of loads such as linear and nonlinear load. Therefore it is difficult to represent the transfer function of inverter output voltage to load current. But the plant composed of L-C low-pass filter satisfies linear property, so it is possible to represent MISO(Multi Input Single Output) system which has two inputs of inverter output voltage

and load current. Figure 2 shows the system block diagram of the single phase PWM-VSI and the input and output transfer function is expressed as (1).

$$V_c(s) = \frac{1}{L_f C_f s^2 + R_f C_f s + 1} V_a(s) - \frac{L_f s + R_f}{L_f C_f s^2 + R_f C_f s + 1} I_o(s) \quad (1)$$

The frequency transfer function for the harmonics analysis of the output voltage waveform according to two inputs is described as (2).

$$V_c(j\omega) = \frac{1}{1 - L_f C_f \omega^2 + j R_f C_f \omega} V_a(j\omega) - \frac{j L_f \omega + R_f}{1 - L_f C_f \omega^2 + j R_f C_f \omega} I_o(j\omega) \quad (2)$$

From (2), the amplitude of the voltage harmonics of the filter output can be calculated by summing the two harmonics caused by the inverter output voltage and by the load current. Equation (2) can be simplified as (3) by neglecting the imaginary term of the denominator, because the ESR of the inductor is very small and it means that $|1 - L_f C_f \omega^2| \gg |R_f C_f \omega|$.

$$V_c(j\omega) = \frac{1}{1 - L_f C_f \omega^2} V_a(j\omega) - j \frac{L_f \omega}{1 - L_f C_f \omega^2} I_o(j\omega) \quad (3)$$

In the conventional output filter design method, the load current is treated as the disturbance and so the second imaginary term of (3) is neglected.[3,4] The cut-off frequency of the L-C filter is calculated first, and then the optimal value of the each filter component is selected which minimizes the cost function defined by the sum of the reactive power. This filter design procedure can be well applied to the linear load. But in case of nonlinear load or transient load change, the imaginary term of (3) can not be neglected due to the increase of load current harmonics. Therefore, for the analysis of voltage harmonics under the nonlinear load, the imaginary term of (3) should be considered.

From (3), to be independent on the load current, the inductor value should be minimized and on the contrary maximized the capacitor value at the same cut-off frequency. Then it satisfies the zero output impedance and works as an ideal voltage source. But as mentioned




Fig. 3 System block diagram with controller.

before, the inverter power rating will be increase as the increase of capacitor value. So the capacitor value can be limited with the help of fast feedback voltage controller. It is clear that the filter design value should be compromised as the performance of the system controller.

3. RELATION BETWEEN CONTROLLER RESPONSE AND HARMONICS

The CDM(Coefficient Diagram Method) controller with observer canonical form is used in the filter design.[6] The system block diagram including CDM controller is shown in Fig. 3, and the transfer function can be represented as (4).

$$V_c(s) = \frac{K_i K_V}{\left(L_f C_f s^3 + (R_f + K_p) C_f s^2 + (1 + K_i C_f) s + K_i K_V \right)} V_c^*(s) \quad (4)$$

$$- \frac{L_f s^2 + R_f s}{\left(L_f C_f s^3 + (R_f + K_p) C_f s^2 + (1 + K_i C_f) s + K_i K_V \right)} I_0(s)$$

Using the stability index $\gamma_1 = 2.5$, $\gamma_2 = 2$ proposed by Manabe in Ref. [6] and selecting the coefficients of the characteristic equation as Eq. (5), CDM controller can be designed as robust controller which doesn't overshoot.

$$M(s) = \frac{1}{a_3 s^3 + a_2 s^2 + a_1 s + a_0} \quad (5)$$

$$= \frac{1}{\frac{a_0 \tau^3}{\gamma_2 \gamma_1^2} s^3 + \frac{a_0 \tau^2}{\gamma_1} s^2 + a_0 \tau s + a_0}$$

In CDM controller defined by (5), the time constant()for unit step response is defined by a_1/a_0 and the settling time is to be 2~2.5. The first term of (4) has the characteristic of low-pass filter and the gain in the pass band range of the system transfer function is uniformly maintained of 0[dB], so the characteristic equation in the range becomes to be fixed for k_v like the numerator. Therefore, for the load current harmonics which exist

within the band pass range, the transfer function of the filter output voltage harmonics to the load current harmonics can be described simply by neglecting the term of the ESR of inductor.

$$\frac{V_c(j\omega)}{I_0(j\omega)} = \frac{L_f n^2 \omega_0^2}{k_{v0}} \quad (6)$$

where

$\omega_0 = 2\pi f$: fundamental angular frequency

By comparing the coefficients of (4) and (5), k_v can be determined. The transfer function of the output voltage to the load current is driven after substitution in (6) from the relation between the time constant() of the controller and the value of the filter capacitance as (7)

$$\frac{V_c(j\omega_0)}{I_0(j\omega_0)} = \frac{n^2 \omega_0^2 \tau^3}{12.5 C_f} \quad (7)$$

From (7), under the given specification of voltage harmonics, the capacitor value can be determined to the time constant() of the controller and vice versa. The inductor value is obtained by the relations between the selected capacitance and the cut-off frequency.

4. PROCEDURE OF FILTER DESIGN

The filter design is performed as follows:

- 1) Establishment of the necessary hypothesis of the filter specification and progress.
- 2) Analysis of the filter and establishment of the design method.
- 3) Theoretical development according to the established method.
- 4) Presentation about the example of the filter design and comparison with the simulation.

4.1 Filter specification and hypothesis

The filter design specification and hypothesis are performed as follows:

Specification

- 1) Linear load is 1~0.8 lagging load.
- 2) Nonlinear load is a rectifier load with CF=3.
- 3) THD is below 5% in case of both linear and nonlinear load.
- 4) MI(Modulation Index) is 0.8 in the rated resistor load

Assumption

- 1) The plant with LC filter is linear.
- 2) The current is an ideal sinusoidal wave in case of the linear load.




Fig. 4 Flow chart of filter design method.

- 3) The input voltage waveform of the filter is ideally same as the output waveform of the sinusoidal PWM-VSI.
- 4) The filter has no loss.
- 5) Each of the fundamental RMS value of the rated current and the rated voltage of the filter output is 1.0[p.u]

Table 1 Normalized fourier coefficients V_n/V_{dc} for bipolar PWM

Order	MI=1	MI=0.9	MI=0.8	MI=0.7
1	1.00	0.90	0.80	0.70
F_{sw}	0.60	0.71	0.82	0.92
$F_{sw} \pm 2$	0.32	0.27	0.22	0.17

4.2 Output filter analysis and design method

Fig. 4 shows the flowchart of the filter analysis and design in this paper.

Table 2 Normalized fourier coefficients V_n/V_{dc} for bipolar PWM

Order	1	3	5	7	9	11
Magnitude	1.00	0.73	0.35	0.07	0.04	0.02

5. FILTER DESIGN

5.1 Harmonic analysis of input voltage and nonlinear load current

If input voltage of the filter is an ideal SPWM-VSI

waveform, the inverter output voltage is presented by multiplying DC voltage and switching function as (8).

$$\begin{aligned} V_{inv}(wt) &= V_{dc} \cdot S(wt) \\ &= V_{dc} m_f \sin(w_0 t) + V_{dc} \sum_{n=d}^{\infty} A_n \sin(nw_0 t) \end{aligned} \quad (8)$$

where

- d** : 1st switching harmonic
MI : modulation index

Fourier coefficients of the input voltage normalized Vdc are listed in Table 1.[7] Nonlinear load of the rectifier is fixed for CF to be 3 in an ideal sinusoidal voltage source. The result of FFT analysis for the load current normalized by the fundamental current is listed in Table 2.

5.2 Cut-off frequency selection

The cut-off frequency of L-C filter is determined without considering the load current dependent term in (3) and the voltage transfer function is described as (9).

On the assumption that inverter output voltage is an ideal sinusoidal PWM-VSI, (9) is modified as (10). Then the cut off frequency of the filter is selected to attenuate the filter output harmonics to the input harmonics below 3[%].[3]

$$V_c(jw) = \frac{1}{1 - L_f C_f w^2} V_a(jw) = \frac{1}{\left| n^2 \frac{X_L}{X_C} - 1 \right|} V_a(jw) \quad (9)$$

$$\begin{aligned} \left| \frac{V_c(jw)}{V_a(jw)} \right| &= \frac{1}{n^2 \frac{X_L}{X_C} - 1} \leq \frac{0.03}{V_n} \\ \Rightarrow 33 V_n + 1 &\leq n^2 \frac{X_L}{X_C} \\ \Rightarrow \frac{33 V_n + 1}{n^2} &\leq \frac{X_L}{X_C} \end{aligned} \quad (10)$$

5.3 Range selection of capacitor value

The limit value of capacitor is determined from the cost function defined as (11) at the minimum value of the cost function. Considering the reactive power in the L-C components, the reactive power of inductor is weighted two times higher than that of capacitor in this paper due to the real price[3].

$$C_{cost} = \frac{2KVAL + KVAC}{\sum_{n=1,odd}^{\infty} |V_{on}| |I_{on}|} \quad (11)$$

where

$$KVAL = \sum_{n=1,odd}^{\infty} |I_{en}|^2 X_{Ln}$$

$$KVAC = \sum_{n=1,odd}^{\infty} \frac{|V_{on}|^2}{X_{Cn}}$$

D. System response and calculation of capacitor value

For the analysis of the controller response, the transfer function of filter output voltage to the load current shown in (7) is examined. As shown in (12), the transfer ratio is limited below 1[%]. In this paper, the 5th harmonics is treated to satisfy the above condition after the empirical comparative calculation between 3rd harmonics and 5th harmonics.

$$\begin{aligned} \left| \frac{V_c(jw)}{i_0(jw)} \right| &= \frac{n^2 w_0^2 r^3}{12.5 C_f} \\ &= \frac{n^2 w_0^2 r^3 X_C}{12.5} \leq \frac{0.01}{I_{on}} \\ X_C &\leq \frac{0.125}{n^2 w_0^2 I_{on}} \frac{1}{r^3} \end{aligned} \quad (12)$$

5.4 DC Link voltage calculation

The DC link voltage should be determined at the condition of the smallest MI value, because the amplitude of dominant harmonics is increased as the decrease of MI value. The MI value is decreased as the increase of load power factor. So the DC link voltage is calculated at the rated resistor load in this paper.

With consideration of the ESR of the inductor, the input voltage of the filter is decided by the sum of each fundamental frequency of the capacitor, inductor, and ESR of the inductor. For the appropriate MI value to calculate the DC voltage, it should not diverge from the linear modulation even though the load fluctuation. Equation (13) shows the proposed calculation of the DC link voltage.

$$\begin{aligned} V_{dc} &= \frac{\sqrt{2} |V_A|}{MI} \\ &= \frac{\sqrt{2} \cdot \sqrt{\left(1 - \frac{X_L}{X_C} + R_f\right)^2 + \left(X_L - \frac{R_f}{X_C}\right)^2}}{MI} \end{aligned} \quad (13)$$

5.5 THD calculation of output voltage

The THD is defined as (14).

$$THD = \frac{\sqrt{\sum_{n=3,odd}^{\infty} V_C(n)^2}}{V_C(1)} \quad (14)$$

If the calculated THD is over 5[%] at the linear load, we have to repeat the above process after decreasing the ratio of dominant harmonics in (10) lower than 3[%]. If THD satisfies 5[%] limit at the linear load but dissatisfies at

Table 3 Simulation and experiment parameter

Rating power	2[KVA]	Switching frequency	9.54[Khz]
Output voltage	110[V]	System equivalent time constant	250[us]
Considering the system parameter	$L_f=250[uH]$	Considering the cost function	$L_f=1450[uH]$
	$C_f=40[uF]$		$C_f=10[uF]$
	$R_f=0.03[\Omega]$		$R_f=0.05[\Omega]$

the nonlinear load, we have to repeat the above process after decreasing the ratio of voltage to current transfer ratio in (12) lower than 1[%]. If THD is below 5[%] at the linear and nonlinear load, the design process is over.

6. SIMULATION AND EXPERIMENT RESULT

The LC filter designed according to the procedure of the filter design described in section V. The controller is designed by the method of CDM and simulation is performed by ACSL tool after applying the designed values. The parameters for the simulation are listed in table 3. The simulated and experimental results in the case of increasing the filter capacitance according to the time constant are shown in Fig.3 and Fig. 4. As the results of them, both THDs are under 5% and the both figures of spectrums are same. Fig. 5 and Fig. 6 show the simulation and experimental results respectively after selecting the inductance and capacitance for the minimum cost function mentioned above. A THD of voltage is 3.5[%], which is satisfied with the design value below 5[%]. As the controller gains have not been tuned exactly, both THDs are different. But both harmonics distributions are almost same.

7. CONCLUSION

This paper describes a study on the output filter design of the single phase PWM-VSI considering the response of controller. To overcome the problem of conventional filter design technique, which is done without controller, the transfer function of UPS output voltage to the load current with a time constant including the filter capacitance and the control response is driven. The amplitude of dominant switching harmonics and the low order voltage harmonics caused by the nonlinear load current is given initially 3[%] and 1[%] respectively. To confirm the validity of design value, the simulation of filter design procedure is done. If there is any fault not neglected during the calculation, we repeat the design procedure after decreasing the initial value of the satisfying




Fig. 5 Simulation results under rectifier load with CF=3 using the system time constant (a) Output voltage and load current waveforms (b) Harmonic spectrum of output voltage.




Fig. 6 Experimental results under rectifier load with CF=3 using the system time constant. (a) Output voltage and load current waveforms (b) Harmonic spectrum of output voltage.

the limit of 5[%] THD due to the harmonics amplitude of dominant switching harmonics and the low order voltage harmonics till satisfying the THD limit. Using the design procedure of L-C low pass filter for PWM-VSI proposed in this paper, we can determine the L-C filter value without using any try and error method used conventionally when we design the system controller. The validity of this proposed technique is well verified through the simulation and experimental results.

REFERENCES

[1] A. Kusco and D. Galler, "Output Impedance of PWM UPS Inverter- Feedback VS. Filters", in Conf. Rec. IEEE PESC'90, pp. 1044-1048, 1990.

[2] M. Boost and P. Ziogas, "Towards a Zero-Output Impedance UPS system", *IEEE Trans. Ind. Appl.*, vol. 25, no. 3, pp. 408-418, 1989.

[3] S. B. Dewan and P. D. Ziogas, "Optimum Filter Design of a Single Phase Solid-State UPS System", *IEEE Trans. Ind. Appl.*, vol. IA-15, no. 6, pp. 664-669, 1979.

[4] S. B. Dewan, "Optimum Input and Output Filters for a Single Phase Rectifier Power Supply", *IEEE Trans. Ind. Appl.*, vol. IA-21, no. 3, pp. 282-288, 1981.

[5] J. Kim and J. Choi, "Robust Control of Single Phase UPS Inverter Using Coefficient Diagram Method", in Conf. Rec. of KIEE Power Electronics, pp. III-A-11-15, 2000.

[6] S. Manabe, "Coefficient Diagram Method", 14th IFAC Symposium on Automatic Control in Aerospace, pp. 199-210, 1998.

[7] D. W. Hart, Introduction to Power Electronics, Prentice Hall, pp. 312-317, 1997.

[8] Hanigovszki, N., Poulsen, J., Blaabjerg, F., "A novel output filter topology to reduce motor overvoltage", *Industry Applications, IEEE Transactions*, Volume 40, Issue 3, May-June 2004, pp.845~852.

저 자 소 개



민 완 기 (閔完基)

1989년 충북대학교 전기공학과 졸업. 1993년 동 대학원 졸업(석사). 2000년 동 대학원 졸업(박사). 1988년~1991년 LG 연구원 및 LG 반도체 근무. 1994년~1997년 한전 전력연구원 연구원. 1997년~2003년 현재 조선이공대학 전기과 부교수, 2001년 1월~2001년 7월 일본 치토세과학기술대학 객원교수.

E-mail : wkmin@mail.chosun-c.ac.kr



김 재 식 (金載植)

1991년 충북대학교 전기공학과 졸업. 1993년 동 대학원 졸업(석사). 2001년 동 대학원 졸업(박사). 1993년~1997년, 2001~2007년 현재 (주)포스콘 기술연구소 책임연구원

Tel : 02-3290-4403

E-mail : jskim@poscon.co.kr



최 재 호 (崔載昊)

1979년 서울대학교 전기공학과 졸업. 1981년 동 대학원 졸업(석사). 1989년 동 대학원 졸업(박사). 1981년~1983년 중경공업전문대학 전자과 전임강사. 1893년~2005년 현재 충북대학교 공과대학 전기전자공학부 교수. 1993년~1994년, 1997년~1998년 University of Toronto (Visiting Professor)

Tel : 0431- 261-2425

E-mail : choi@power.chungbuk.ac.kr