• 제목/요약/키워드: voltage assignment

검색결과 29건 처리시간 0.031초

Criteria and Limitations for Power Rails Merging in a Power Distribution Network Design

  • Chew, Li Wern
    • 마이크로전자및패키징학회지
    • /
    • 제20권4호
    • /
    • pp.41-45
    • /
    • 2013
  • Modern electronic devices such as tablets and smartphones are getting more powerful and efficient. The demand in feature sets, functionality and usability increase exponentially and this has posed a great challenge to the design of a power distribution network (PDN). Power rails merging is a popular option used today in a PDN design as numerous power rails are no longer feasible due to form factor limitation and cost constraint. In this paper, the criteria and limitations for power rails merging are discussed. Despite having all the advantages such as pin count reduction, decoupling capacitors sharing, lower impedance and cost saving, power rails merging can however, introduce coupling noise to the system. In view of this, a PDN design with power rails merging that fulfills design recommendations and specifications such as noise target, power well placement, voltage supply values as well as power supply quadrant assignment is extremely important.

A method of constructing fuzzy control rules for electric power systems

  • Ueda, Tomoyuki;Ishigame, Atsushi;Kawamoto, Shunji;Taniguchi, Tsuneo
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 제어로봇시스템학회 1990년도 한국자동제어학술회의논문집(국제학술편); KOEX, Seoul; 26-27 Oct. 1990
    • /
    • pp.1371-1376
    • /
    • 1990
  • The paper presents a method of constructing simple fuzzy control rules for the determination of stabilizing signals of automatic voltage regulator and governor, which are controllers of electric power systems. Fuzzy control rules are simplified by considering a coordinate transformation with the rotation angle .theta. on the phase plane, and by expanding the range of membership functions. Also, two rotation angles .theta. $_{1}$ and .theta. $_{2}$ are selected for the linearizable region and the nonlinear one of the system, respectively. Here, .theta. $_{1}$ is chosen by the pole assignment method, and .theta. $_{2}$ by a performance index. Fuzzy inference is applied to the connection of two rotation angles .theta. $_{1}$ and .theta. $_{1}$ by regarding the distance from the desired equilibrium point as a variable of condition parts. The control effect is demonstrated by an application of the proposed method to one-machine infinite-bus power system.

  • PDF

ZETA FUNCTIONS OF GRAPH BUNDLES

  • Feng, Rongquan;Kwak, Jin-Ho
    • 대한수학회지
    • /
    • 제43권6호
    • /
    • pp.1269-1287
    • /
    • 2006
  • As a continuation of computing the zeta function of a regular covering graph by Mizuno and Sato in [9], we derive in this paper computational formulae for the zeta functions of a graph bundle and of any (regular or irregular) covering of a graph. If the voltages to derive them lie in an abelian or dihedral group and its fibre is a regular graph, those formulae can be simplified. As a by-product, the zeta function of the cartesian product of a graph and a regular graph is obtained. The same work is also done for a discrete torus and for a discrete Klein bottle.

상위단계 합성에서의 전압 할당을 결합한 자원공유 (Resource Sharing Combined with Voltage Assignment in High-level Synthesis)

  • 김동현;김태환
    • 한국정보과학회:학술대회논문집
    • /
    • 한국정보과학회 2005년도 한국컴퓨터종합학술대회 논문집 Vol.32 No.1 (A)
    • /
    • pp.721-723
    • /
    • 2005
  • 상위 단계 합성에서의 자원 공유 (또는 바인딩)는 최종회로 결과의 질에 심각한 영향을 미치는 중요한 작업들 가운데 하나이다. 기존의 자원 공유 기법의 목적은 주어진 자원 제약 조건하에서 회로의 지연 시간을 최소화하거나, 주어진 지연시간 조건하에서 하드웨어의 복잡도 (예: 회로 면적)를 최소화하는 것이다. 본 논문에서는, 자원 공유 문제를 회로에서 소모되는 전력 소모를 줄이는 각도에서 보고 있다. 구체적으로, 전압 배정 작업을 자원 공유 문제와 결합하여, 두 개의 작업을 통합된 방식으로 해결함으로서 회로 결과에서의 소모되는 전력 소모량을 충분히 그리고 효과적으로 줄이는데 목표를 두고 있다. 벤치마크를 사용한 실험에서 우리는 제안한 방법을 사용하면, 기존의 순차적인 자원 공유와 전압 배정 적용 방식보다 $0.7\%-16\%$ 더 적은 전력 소모를 가짐을 알 수 있었다.

  • PDF

Investigating InSnZnO as an Active Layer for Non-volatile Memory Devices and Increasing Memory Window by Utilizing Silicon-rich SiOx for Charge Storage Layer

  • Park, Heejun;Nguyen, Cam Phu Thi;Raja, Jayapal;Jang, Kyungsoo;Jung, Junhee;Yi, Junsin
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2016년도 제50회 동계 정기학술대회 초록집
    • /
    • pp.324-326
    • /
    • 2016
  • In this study, we have investigated indium tin zinc oxide (ITZO) as an active channel for non-volatile memory (NVM) devices. The electrical and memory characteristics of NVM devices using multi-stack gate insulator SiO2/SiOx/SiOxNy (OOxOy) with Si-rich SiOx for charge storage layer were also reported. The transmittance of ITZO films reached over 85%. Besides, ITZO-based NVM devices showed good electrical properties such as high field effect mobility of 25.8 cm2/V.s, low threshold voltage of 0.75 V, low subthreshold slope of 0.23 V/dec and high on-off current ratio of $1.25{\times}107$. The transmission Fourier Transform Infrared spectroscopy of SiOx charge storage layer with the richest silicon content showed an assignment at peaks around 2000-2300 cm-1. It indicates that many silicon phases and defect sources exist in the matrix of the SiOx films. In addition, the characteristics of NVM device showed a retention exceeding 97% of threshold voltage shift after 104 s and greater than 94% after 10 years with low operating voltage of +11 V at only 1 ms programming duration time. Therefore, the NVM fabricated by high transparent ITZO active layer and OOxOy memory stack has been applied for the flexible memory system.

  • PDF

멀티프로세서상의 에너지 소모를 고려한 동적 전압 스케일링 및 전력 셧다운을 이용한 태스크 스케줄링 (Energy-Aware Task Scheduling for Multiprocessors using Dynamic Voltage Scaling and Power Shutdown)

  • 김현진;홍혜정;김홍식;강성호
    • 대한전자공학회논문지SD
    • /
    • 제46권7호
    • /
    • pp.22-28
    • /
    • 2009
  • 멀티프로세서가 임베디드 시스템에서 널리 쓰임에 따라 지원되는 전력 최소화 기법을 이용하여 태스크를 수행하기 위해 필요한 에너지의 소모량을 줄여야 할 필요성이 대두된다. 본 논문은 동적 전압 스케일링 및 전력 셧다운을 이용하여 에너지 소모를 최소화 하는 태스크 스케줄링 알고리즘을 멀티프로세서 환경을 위해 제안하였다. 제안된 알고리즘에서는 전력 셧다운시의 에너지 및 타이밍 오버헤드를 고려하여 반복적으로 태스크 할당 및 태스크 순서화를 수행한다. 제안된 반복적인 태스크 스케줄링을 통해 전체 에너지 소모를 줄이는 가장 좋은 해를 얻을 수 있었다. 전체 에너지 소모는 리니어 프로그래밍 모델 및 전력 셧다운의 임계 시간을 고려하여 계산되었다. 실제 어플리케이션으로부터 추출된 표준 태스크 그래프에 기반을 둔 실험 결과를 통해 하드웨어 자원 및 시간제한에 따른 에너지 소모 관계를 분석하였다. 실험 결과를 볼 때 제안된 알고리즘은 기존의 우선권 기반의 태스크 스케줄링에 대해서 의미 있는 성능 향상을 얻을 수 있었다.

Increasing P/E Speed and Memory Window by Using Si-rich SiOx for Charge Storage Layer to Apply for Non-volatile Memory Devices

  • 김태용;;김지웅;이준신
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2014년도 제46회 동계 정기학술대회 초록집
    • /
    • pp.254.2-254.2
    • /
    • 2014
  • The Transmission Fourier Transform Infrared spectroscopy (FTIR) of SiOx charge storage layer with the richest silicon content showed an assignment at peaks around 2000~2300 cm-1. It indicated that the existence of many silicon phases and defect sources in the matrix of the SiOx films. The total hysteresis width is the sum of the flat band voltage shift (${\Delta}VFB$) due to electron and hole charging. At the range voltage sweep of ${\pm}15V$, the ${\Delta}VFB$ values increase of 0.57 V, 1.71 V, and 13.56 V with 1/2, 2/1, and 6/1 samples, respectively. When we increase the gas ratio of SiH4/N2O, a lot of defects appeared in charge storage layer, more electrons and holes are charged and the memory window also increases. The best retention are obtained at sample with the ratio SiH4/N2O=6/1 with 82.31% (3.49V) after 103s and 70.75% after 10 years. The high charge storage in 6/1 device could arise from the large amount of silicon phases and defect sources in the storage material with SiOx material. Therefore, in the programming/erasing (P/E) process, the Si-rich SiOx charge-trapping layer with SiH4/N2O gas flow ratio=6/1 easily grasps electrons and holds them, and hence, increases the P/E speed and the memory window. This is very useful for a trapping layer, especially in the low-voltage operation of non-volatile memory devices.

  • PDF

CRA 기법을 이용한 PWM 컨버터의 강인제어기 설계 (CRA Based Robust Controller Design for PWM Converter)

  • 김수철;김형철;정교범;최재호
    • 전력전자학회논문지
    • /
    • 제12권2호
    • /
    • pp.183-190
    • /
    • 2007
  • 본 논문에서는 PWM 컨버터의 강인제어기를 제안한다. 제안된 컨버터제어기는 DC 출력전압 제어를 위한 PI 제어기와 입력전류를 전원과 동상인 정현파로 제어하기 위해 오차공간에서 제어 문제를 해결한 전류제어기로 구성되어있다. 종래에는 전류제어기의 설계과정에서 소자의 스위칭주파수 및 디지탈제어기의 샘플링 주파수 등을 고려하여 제어기 게인값에 대한 해를 구하는 과정에서 시행착오 방법을 사용하여야 했다. 그러나 제안된 제어기는 CRA 기법을 적용하여 원하는 응답속도 및 오버슈트를 가지도록 최적의 게인값을 설정하도록 하였다. 먼저 CRA 기법을 적용한 전류제어기 알고리즘을 설명하고 PSiM 시뮬레이션 및 실험을 통하여 제안된 제어기의 타당성을 검증한다.

Passivity-Based Control System of Permanent Magnet Synchronous Motors Based on Quasi-Z Source Matrix Converter

  • Cheng, Qiming;Wei, Lin
    • Journal of Power Electronics
    • /
    • 제19권6호
    • /
    • pp.1527-1535
    • /
    • 2019
  • Because of the shortcomings of the PID controllers and traditional drive systems of permanent magnet synchronous motors (PMSMs), a PMSM passivity-based control (PBC) drive system based on a quasi-Z source matrix converter (QZMC) is proposed in this paper. The traditional matrix converter is a buck converter with a maximum voltage transmission ratio of only 0.866, which limits the performance of the driven motor. Therefore, in this paper a quasi-Z source circuit is added to the input side of the two-stage matrix converter (TSMC) and its working principle has also been verified. In addition, the controller of the speed loop and current loop in the conventional vector control of a PMSM is a PID controller. The PID controller has the problem since its parameters are difficult to adjust and its anti-interference capability is limited. As a result, a port controlled dissipative Hamiltonian model (PCHD) of a PMSM is established. Thereafter a passivity-based controller based on the interconnection and damping assignment (IDA) of a QZMC-PMSM is designed, and the stability of the equilibrium point is theoretically verified. Simulation and experimental results show that the designed PBC control system of a PMSM based on a QZMC can make the PMSM run stably at the rated speed. In addition, the system has strong robustness, as well as good dynamic and static performances.