• Proceedings of the KIPE Conference
• /
• 2016.07a
• /
• pp.487-488
• /
• 2016

In this paper, a new active circuit for common-mode voltage (CMV) cancellation in three-level NPC (neutral-point clamped) inverters is proposed, which can avoid the saturation of the common-mode transformer (CMT). The proposed circuit utilizes an additional three-level leg to produce the compensating CMV of the NPC inverters, which eliminates the CMV of the inverter through the CMT.

• Proceedings of the KIPE Conference
• /
• 2011.11a
• /
• pp.3-4
• /
• 2011

This paper presents a survey of floating power supply based on bootstrap operation for three-level voltage-source inverters. The floating power supply for upper switches is achieved by the bootstrap capacitor charged during on-time of the switch underneath. Hence, a large number of bulky isolated DC/DC power supplies for each gate driver are reduced. The Pspice simulation results show the behavior of bootstrap devices and the performance of bootstrap capacitor voltage.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.32 no.1
• /
• pp.13-23
• /
• 1983

This paper deals with the three-level PLA constructed by EXCLUSIVE-OR, AND, and OR. (abbreviated as EXANOR). Most PLA circuits have constraints on minimum chip area and minimal input lines. Thus, the reduction of PLA chip area is an important factor in design of logic circuits. In this paper, newly constructed architecture of PLA is proposed and then, its reduction effect is proved theoretically and some of selected examples are illustrated for designing three-level PLA circuits.

• Proceedings of the KIPE Conference
• /
• 1999.07a
• /
• pp.386-389
• /
• 1999

In this paper a Direct Torque Control(DTC) scheme for PWM three level inverter-fed induction motor drives, is presented and discussed. In orde to deal with DTC scheme applied three level inverter, the selection of voltage vector is proposed to minimize switching frequency and torque ripple. The simulation results shows a validity of the control scheme.

• Proceedings of the KIEE Conference
• /
• 2004.04a
• /
• pp.122-125
• /
• 2004

This paper presents the loss analysis comparison for Three-Level Converter and Full-Bridge converter. The result of the analysis is verified with 2.5kW prototype.

• Proceedings of the KIEE Conference
• /
• 2006.07b
• /
• pp.945-946
• /
• 2006

This paper presents a detailed small-signal and transient analysis of a Three-Level zero-voltege-switched PWM converter designed for high voltage, high power applications using an average model.

• Proceedings of the KIEE Conference
• /
• 2006.07b
• /
• pp.943-944
• /
• 2006

This paper discusses the modeling of Three-Level converter according to critical characterist.

• Proceedings of the KIEE Conference
• /
• 2003.07b
• /
• pp.1069-1071
• /
• 2003

This paper presents the loss analysis comparison for Three-Level Converter and Full-Bridge converter. The result of the analysis is verified with 2.5kW prototype.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.57 no.6
• /
• pp.972-981
• /
• 2008

A New ZVS(Zero Voltage Switching) and ZVZCS(Zero Voltage and Zero Current Switching) Three-Level Converter is proposed. The proposed converter presented in this paper used a phase shift control with a flying capacitor in the primary side to achieve ZVS for the all switch. A primary auxiliary circuit, which consists of one coupled inductor, is added in the primary to provide ZVZCS conditions to primary switches. Many advantages including simple circuit topology high efficiency, and low cost make this converter attractive for high power applications. The principle of operation, feature and design considerations are illustrated and verified through the experiment with a 2kW(27V, 74A) 40 kHz IGBT based experimental circuit.

• Proceedings of the KIPE Conference
• /
• 1996.06a
• /
• pp.71-75
• /
• 1996

As the Three-level ZVS PWM DC-DC converter operates likewise full-bridge ZVS PWM DC-DC converter and the blocking voltage of each switching device is a half of the DC-link voltage, it is suitable for the high imput voltage applications. However, it has some problems as follows; The blocking voltage of each devices is unbalanced and it causes the power losses of the inner switching devices to be increased. Also, it has narrow load range so that the switching losses and the efficiency are reduced as it goes to the light load. This paper presents an nove Three-level ZVS PWM DC-DC converter, which can reduce the overvoltage of the outer switches, eliminate the unbalance of the voltage sharing between the switches at turn-off due to the stray inductances, and operate from no load to full load. The characteristics and the performances of the proposed Three-level ZVS PWM DC-DC converter are verified by simulation and experimental results