• 정보과학회 논문지
• /
• 제44권8호
• /
• pp.767-773
• /
• 2017

클라우드 데이터베이스와 같은 분산 시스템 환경에서는 균일한 서비스 품질을 보장하기 위해 꼬리 응답시간을 짧게 유지하는 것이 중요하다. 본 논문에서는 카산드라 데이터베이스를 대상으로, 긴 꼬리 응답시간에 해당하는 지연이 메모리 공간 부족으로 인해 발생한다는 것을 보이며, 이러한 지연이 메모리 공간 확보를 위해 버퍼에 저장된 데이터를 저장장치에 완전히 내려쓸 때까지 카산드라가 사용자의 요청을 받지 않기 때문임을 밝힌다. 버퍼에 저장된 데이터를 내려쓰는데 걸리는 시간은 저장장치 성능에 따라 결정되므로 SSD의 가바지 컬렉션으로 인한 성능 저하가 꼬리 응답시간을 더 길게 만들고 있음을 관찰하였다. 우리는 자바가상기계에서의 가비지 컬렉션과 SSD에서의 가비지 컬렉션을 함께 수행하여 SSD의 가비지 컬렉션 비용을 숨기는, SyncGC 기법을 제안한다. 실험 결과, SyncGC 기법을 통해 꼬리 응답시간인 $99.9^{th}$와 $99.9^{th}-percentile$을 각각 31%, 36% 줄일 수 있었다.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제8권1호
• /
• pp.32-39
• /
• 2008

Tunnel oxide of non-volatile memory (NVM) devices would be very difficult to downscale if ten-year data retention were still needed. This requirement limits further improvement of device performance in terms of programming speed and operating voltages. Consequently, for low-power applications with Fowler-Nordheim programming such as NAND, program and erase voltages are essentially sustained at unacceptably high levels. A promising solution for tunnel oxide scaling is tunnel barrier engineering (TBE), which uses multiple dielectric stacks to enhance field-sensitivity. This allows for shorter writing/erasing times and/or lower operating voltages than single $SiO_2$ tunnel oxide without altering the ten-year data retention constraint. In this paper, two approaches for tunnel barrier engineering are compared: the crested barrier and variable oxide thickness. Key results of TBE and its applications for NVM are also addressed.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제16권2호
• /
• pp.236-250
• /
• 2016

Electrical Designs for Application Specific Integrated Circuits (ASIC) has undergone a change recently with the advent of the sub-wavelength lithography. The optical projection with 193 nm wavelength has been further extended with the use of immersion and other techniques. The competing trends for printing smaller design features have been discussed in this paper with the discussion of the electrical layout analysis to find unfriendly design features. The early knowledge of the unfriendly design features allows remedial actions in time for better yield on the wafer. There are existing standard design qualification criteria being used in the design and fabrication community, but they seem to be insufficient to guarantee defect free designs. This paper proposes an integrated approach for screening the layout with multiple aspects: layout geometry based, graphical analysis and process model based verification. The results have been discussed with few example design features from the 28nm design layout.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2005년도 추계종합학술대회
• /
• pp.407-410
• /
• 2005

For reducing DFC(Dynamic False Contour), we propose a new PDP driving method by rearrangement of sub-fields. The proposed method constructs a frame using 16 sub-fields for expressing 256 gray levels. Although the number of sub-fields increases, the display time increases compared to the conventional 8 sub-fields driving method. This increase in display time is achieved by properly using both selective writing and selective erasing for each sub-field.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제2권3호
• /
• pp.197-204
• /
• 2002

DRAM, SRAM, and FLASH memory are three major memory devices currently used in most electronic applications. But, they have very distinct attributes, therefore, each memory could be used only for limited applications. MRAM (Magneto-resistive Random Access Memory) is a promising candidate for a universal memory that meets all application needs with non-volatile, fast operational speed, and low power consumption. The simplest architecture of MRAM cell is a series of MTJ (Magnetic Tunnel Junction) as a data storage part and MOS transistor as a data selection part. To be a commercially competitive memory device, scalability is an important factor as well. This paper is testing the actual electrical parameters and the scaling factors to limit MRAM technology in the semiconductor based memory device by an actual integration of MRAM core cell. Electrical tuning of MOS/MTJ, and control of resistance are important factors for data sensing, and control of magnetic switching for data writing.

• 전자공학회논문지B
• /
• 제33B권11호
• /
• pp.116-126
• /
• 1996

In this paper, we present a character recognition algorithm in printed korean and english documents including touching characters. We derived two rules to segment and recognize touching characters in the bilingual documents, one from the shape characteristics of korean and english characters of the writing blocks defined in this paper, and the other from the RF (reliability factor) values generated from the classifiers. Overall classification accuracy for the KITE paper of the proposed algorithm was about 96.8% for the english abstract, and about 97.8% for the bilingual parts. Also we confirmed the proposed algorithm significantly improves the accuracy of character segmentation of the actual mixed korean and english documents including touching characters.

• 전자공학회논문지A
• /
• 제32A권4호
• /
• pp.93-102
• /
• 1995

This paper introduces a general purpose Associative Processor(AP) which is very efficient for search-oriented applications. The proposed architecture consists of three main functional blocks: Content-Addressable Memory(CAM) arry, row logic, and control section. The proposed AP is a Single-Instruction, Multiple-Data(SIMD) device based on a CAM core and an array of high speed processors. As an application for the proposed hardware, we present a parallel algorithm to solve a global routing problem in the layout process utilizing the processing capabilities of a rudimentary logic and the selective matching and writing capability of CAMs, along with basic algorithms such a minimum(maximum) search, less(greater) than search and parallel arithmetic. We have focused on the simultaneous minimization of the desity of the channels and the wire length by sedking a less crowded channel with shorter wire distance. We present an efficient mapping technique of the problem into the CAM structure. Experimental results on difficult examples, on randomly generated data, and on benchmark problems from MCNC are included.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2005년도 추계종합학술대회
• /
• pp.821-824
• /
• 2005

Probe storage is one of the strong candidates for future mobile storage device since it has potential of recording density over I $Tb/in^2$ with r/w speed over 100 Mbps. It also uses silicon-processing technology that suits the purpose of small form factor. In this paper, write characteristics of resistive probe that can rotate the field direction of PZT by field-induced resistance changes in a small resistive region at the apex of the tip will be presented. Also, the relationship between the size of tip and the available write width is investigated for different source bias conditions. For this study, two-dimensional computer simulation ($SILVACO^{TM}$) was performed. With optimum design, the width of the writing electric field can be smaller than 50nm

• Industrial Engineering and Management Systems
• /
• 제3권1호
• /
• pp.85-91
• /
• 2004

The writing styles of TIME and Newsweek are analyzed using a specially developed linguistic program. These two news magazines were chosen because of their wide popularity. As for the results, it became obvious that both the frequency curve of words and that of characters have not changed for the past 60 years. Also, we have found that the frequency curves have some inflection points and that the genre of English writings can be identified by these points. After counting the percentage of required vocabulary for junior high school students and high school students in English writings, we can derive the relative difficulties of them using fuzzy reasoning. Fuzzy rules are constructed using features of the characteristic curves. We feel it would be a good guide index when selecting textbooks or supplementary readers.

• 대한기계학회:학술대회논문집
• /
• 대한기계학회 2001년도 춘계학술대회논문집C
• /
• pp.451-456
• /
• 2001

Today, most of data storage devices use digital storage type. In this thesis, a new digital storage media called rainbow disk was introduced. It doesn't use 1-bit digital signal, but 2 or 4 bits digital signal using colors, so it can increase $2{\sim}4$ times more capacity than existing digital media in case of having the same spot size. It has made possible by means of technological advancement of devices and software. The photo quality paper was used for writing data by color inkjet or laser printing, and high resolution scanner was used for reading data. To extract data from image, the converting program was used. This paper shows the concept of rainbow disk as well as its performance and capacity. Axiomatic design was used for evaluating and developing the whole system.