• Title/Summary/Keyword: solder-on-pad technology

Search Result 56, Processing Time 0.028 seconds

Fabrication Process and CTQ Analysis of Organic Solderability Preservatives(OSP) Finish on Cu Pad for SMT (SMT(Surface Mounting Technology)용 Cu 패드의 유기솔더보전제 처리공정 및 CTQ(Critical-to-Quality)분석)

  • Lee, Hyo-Soo;Yi, Min-Su
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.14 no.1
    • /
    • pp.1-9
    • /
    • 2007
  • OSP(organic solderability preservatives) finish has been considered as a very effective process for substituting the metal surface treatment of Ni/Au finish because of lower cost, interface property and environmental issue of OSP finish. However, the discoloration of OSP layer is formed during assembly process consisting of various steps of temperature. The causes of discoloration and the characterization of solder joint were investigated with a degree of discoloration and the assembly process of OSP finished products, which was also compared statistically with that of conventional Ni/Au finished products. As the results, the solution of process trouble for OSP finished products is able to be offered.

  • PDF

Bonding Strength of Cu/SnAgCu Joint Measured with Thermal Degradation of OSP Surface Finish (OSP 표면처리의 열적 열화에 따른 Cu/SnAgCu 접합부의 접합강도)

  • Hong, Won-Sik;Jung, Jae-Seong;Oh, Chul-Min
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.19 no.1
    • /
    • pp.47-53
    • /
    • 2012
  • Bonding strength of Sn-3.0Ag-0.5Cu solder joint due to degradation characteristic of OSP surface finish was investigated, compared with SnPb finish. The thickness variation and degradation mechanism of organic solderability preservative(OSP) coating were also analyzed with the number of reflow process. To analyze the degradation degree of solder joint strength, FR-4 PCB coated with OSP and SnPb were experienced preheat treatment as a function of reflow number from 1st to 6th pass, respectively. After 2012 chip resistors were soldered with Sn-3.0Ag-0.5Cu on the pre-heated PCB, the shear strength of solder joints was measured. The thickness of OSP increased with increase of the number of reflow pass by thermal degradation during the reflow process. It was also observed that the preservation effect of OSP decreased due to OSP degradation which led Cu pad oxidation. The mean shear strength of solder joints formed on the Cu pads finished with OSP and SnPb were 58.1 N and 62.2 N, respectively, through the pre-heating of 6 times. Although OSP was degraded with reflow process, the feasibility of its application was proven.

Effect of Multiple Reflows on the Mechanical Reliability of Solder Joint in LED Package (LED 패키지 솔더 접합부의 기계적 신뢰성에 미치는 리플로우 횟수의 영향)

  • Lee, Young-Chul;Kim, Kwang-Seok;Ahn, Ji-Hyuk;Yoon, Jeong-Won;Ko, Min-Kwan;Jung, Seung-Boo
    • Korean Journal of Metals and Materials
    • /
    • v.48 no.11
    • /
    • pp.1035-1040
    • /
    • 2010
  • The research efforts on GaN-based light-emitting diodes (LEDs) keep increasing due to their significant impact on the illumination industry. Surface mount technology (SMT) is widely used to mount the LED packages for practical application. In surface mount soldering both the device body and leads are intentionally heated by a reflow process. We studied on the effects of multiple reflows on microstructural variation and joint strength of the solder joints between the LED package and the substrate. In this study, Pb-free Sn-3.0Ag-0.5Cu solder and a finished pad with organic solderability preservatives (OSP) were employed. A $Cu_6Sn_5$ intermetallic compound (IMC) layer was formed during the multiple reflows, and the thickness of the IMC layerincreased with an increasing number of reflows. The shear force decreased after three reflows. From the observation of the fracture surface after a shear test, partially brittle fractures were observed after five reflows.

Effects of Ag and Cu Additions on the Electrochemical Migration Susceptibility of Pb-free Solders in Na2SO4 Solution

  • Yoo, Y.R.;Nam, H.S.;Jung, J.Y.;Lee, S.B.;Park, Y.B.;Joo, Y.C.;Kim, Y.S.
    • Corrosion Science and Technology
    • /
    • v.6 no.2
    • /
    • pp.50-55
    • /
    • 2007
  • The smaller size and higher integration of advanced electronic package systems result in severe electrochemical reliability issues in microelectronic packaging due to higher electric field under high temperature and humidity conditions. Under these harsh conditions, electronic components respond to applied voltages by electrochemical ionization of metal and the formation of a filament, which leads to short-circuit failure of an electronic component, which is termed electrochemical migration. This work aims to evaluate electrochemical migration susceptibility of the pure Sn, Sn-3.5Ag, Sn-3.0Ag-0.5Cu solder alloys in $Na_{2}SO_{4}$. The water drop test was performed to understand the failure mechanism in a pad patterned solder alloy. The polarization test and anodic dissolution test were performed, and ionic species and concentration were analyzed. Ag and Cu additions increased the time to failure of Pb-free solder in 0.001 wt% $Na_{2}SO_{4}$ solution at room temperature and the dendrite was mainly composed of Sn regardless of the solders. In the case of SnAg solders, when Ag and Cu added to the solders, Ag and Cu improved the passivation behavior and pitting corrosion resistance and formed inert intermetallic compounds and thus the dissolution of Ag and Cu was suppressed; only Sn was dissolved. If ionic species is mainly Sn ion, dissolution content than cathodic deposition efficiency will affect the composition of the dendrite. Therefore, Ag and Cu additions improve the electrochemical migration resistance of SnAg and SnAgCu solders.

Effect of Reflow Number and Surface Finish on the High Speed Shear Properties of Sn-Ag-Cu Lead-free Solder Bump (리플로우 횟수와 표면처리에 따른 Sn-Ag-Cu계 무연 솔더 범프의 고속전단 특성평가)

  • Jang, Im-Nam;Park, Jai-Hyun;Ahn, Yong-Sik
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.16 no.3
    • /
    • pp.11-17
    • /
    • 2009
  • The drop impact reliability comes to be important for evaluation of the life time of mobile electronic products such as cellular phone. The drop impact reliability of solder joint is generally affected by the kinds of pad and reflow number, therefore, the reliability evaluation is needed. Drop impact test proposed by JEDEC has been used as a standard method, however, which requires high cost and long time. The drop impact reliability can be indirectly evaluated by using high speed shear test of solder joints. Solder joints formed on 3 kinds of surface finishes OSP (Organic Solderability Preservation), ENIG (Electroless Nickel Immersion Gold) and ENEPIG (Electroless Nickel Electroless Palladium Immersion Gold) was investigated. The shear strength was analysed with the morphology change of intermetallic compound (IMC) layer according to reflow number. The layer thickness of IMC was increased with the increase of reflow number, which resulted in the decrease of the high speed shear strength and impact energy. The order of the high speed shear strength and impact energy was ENEPIG > ENIG > OSP after the 1st reflow, and ENEPIG > OSP > ENIG after 8th reflow.

  • PDF

Studies on the Interfacial Reaction between electroplated Eutectic Pb/Sn Flip-Chip Solder Bump and UBM(Under Bump Metallurgy) (전해 도금법을 이용한 공정 납-주석 플립 칩 솔더 범프와 UBM(Under Bump Metallurgy) 계면반응에 관한 연구)

  • Jang, Se-Yeong;Baek, Gyeong-Ok
    • Korean Journal of Materials Research
    • /
    • v.9 no.3
    • /
    • pp.288-294
    • /
    • 1999
  • In the flip chip interconnection using solder bump, the Under Bump Metallurgy (UBM) is required to perform multiple functions in its conversion of an aluminum bond pad to a solderable surface. In this study, various UBM systems such as $Al 1\mu\textrm{m} / Ti 0.2\mu\textrm{m} / Cu 5\mu\textrm{m}, Al 1\mu\textrm{m} / Ti 0.2\mu\textrm{m} / Cu 1\mu\textrm{m}, al 1\mu\textrm{m}/Ni 0.2\mu\textrm{m} / Cu 1\mu\textrm{m} and Al 1\mu\textrm{m}/Pd 0.2\mu\textrm{m} / Cu 1\mu\textrm{m}$ for flip chip interconnection using the low melting point eutectic 63Sn-37Pb solder were investigated and compared to their metallurgical properties. $100\mu\textrm{m}$ size bumps were prepared for using an electroplating process. The effects of the number of reflows and aging time on the growth of intermetallic compounds(IMC) were investigated. $Cu_6Sn_5$ and $Cu_3Sn$ IMC were abserved after aging treatment in the UBM system with thick coper $(Al 1\mu\textrm{m}/Ti 0.2\mu\textrm{m}/Cu 5\mu\textrm{m})$. However only the $Cu_6Sn_5$ was detected in the UBM system with $1\mu\textrm{m}$ thick copper even after 2 reflow and 7 day aging at $150^{\circ}C$. Complete Cu consumption by Cu-Sn IMC growth gives rise to a direct contact between solder inner layer such as Ti, Ni and Pd, and hence to possibly cause reactions between two of them. In this study, however, only for the Pd case, IMC of PdSn. was observed by Cu consumption. UBM interfacial reactions with s이der affected the adhesion strength ot s이der balls after s이der reflow and annealing treatment.

  • PDF

Warpage and Solder Joint Strength of Stacked PCB using an Interposer (인터포저를 이용한 Stacked PCB의 휨 및 솔더 조인트 강도 연구)

  • Kipoong Kim;Yuhwan Hwangbo;Sung-Hoon Choa
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.30 no.3
    • /
    • pp.40-50
    • /
    • 2023
  • Recently, the number of components of smartphones increases rapidly, while the PCB size continuously decreases. Therefore, 3D technology with a stacked PCB has been developed to improve component density in smartphone. For the s tacked PCB, it i s very important to obtain solder bonding quality between PCBs. We investigated the effects of the properties, thickness, and number of layers of interposer PCB and sub PCB on warpage of PCB through experimental and numerical analysis to improve the reliability of the stacked PCB. The warpage of the interposer PCB decreased as the thermal expansion coefficient (CTE) of the prepreg decreased, and decreased as the glass transition temperature (Tg) increased. However, if temperature is 240℃ or higher, the reduction of warpage is not large. As FR-5 was applied, the warpage decreased more compared to FR-4, and the higher the number and thickness of the prepreg, the lower the warpage. For sub PCB, the CTE was more important for warpage than Tg of the prepreg, and increase in prepreg thickness was more effective in reducing the warpage. The shear tests indicated that the dummy pad design increased bonding strength. The tumble tests indicated that crack occurrence rate was greatly reduced with the dummy pad.

Thermal Stress Induced Spalling of Metal Pad on Silicon Interposer (열응력에 의한 실리콘 인터포저 위 금속 패드의 박락 현상)

  • Kim, Junmo;Kim, Boyeon;Jung, Cheong-Ha;Kim, Gu-sung;Kim, Taek-Soo
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.29 no.3
    • /
    • pp.25-29
    • /
    • 2022
  • Recently, the importance of electronic packaging technology has been attracting attention, and heterogeneous integration technology in which chips are stacked out-of-plane direction is being applied to the electronic packaging field. The 2.5D integration circuit is a technology for stacking chips using an interposer including TSV, and is widely used already. Therefore, it is necessary to make the interposer mechanically reliable in the packaging process that undergoes various thermal processes and mechanical loadings. Considering the structural characteristics of the interposer on which several thin films are deposited, thermal stress due to the difference in thermal expansion coefficients of materials can have a great effect on reliability. In this study, the mechanical reliability of the metal pad for wire bonding on the silicon interposer against thermal stress was evaluated. After heating the interposer to the solder reflow temperature, the delamination of the metal pad that occurred during cooling was observed and the mechanism was investigated. In addition, it was confirmed that the high cooling rate and the defect caused by handling promote delamination of the metal pads.

A Wafer Level Packaged Limiting Amplifier for 10Gbps Optical Transmission System

  • Ju, Chul-Won;Min, Byoung-Gue;Kim, Seong-Il;Lee, Kyung-Ho;Lee, Jong-Min;Kang, Young-Il
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.4 no.3
    • /
    • pp.189-195
    • /
    • 2004
  • A 10 Gb/s limiting amplifier IC with the emitter area of $1.5{\times}10{\mu}m^2$ for optical transmission system was designed and fabricated with a AIGaAs/GaAs HBTs technology. In this stud)', we evaluated fine pitch bump using WL-CSP (Wafer Level-Chip Scale Packaging) instead of conventional wire bonding for interconnection. For this we developed WL-CSP process and formed fine pitch solder bump with the $40{\mu}m$ diameter and $100{\mu}m$ pitch on bonding pad. To study the effect of WL-CSP, electrical performance was measured and analyzed in wafer and package module using WL-CSP. In a package module, clear and wide eye diagram openings were observed and the riselfall times were about 100ps, and the output" oltage swing was limited to $600mV_{p-p}$ with input voltage ranging from 50 to 500m V. The Small signal gains in wafer and package module were 15.56dB and 14.99dB respectively. It was found that the difference of small signal gain in wafer and package module was less then 0.57dB up to 10GHz and the characteristics of return loss was improved by 5dB in package module. This is due to the short interconnection length by WL-CSP. So, WL-CSP process can be used for millimeter wave GaAs MMIC with the fine pitch pad.

Fabrication of Piezoresistive Silicon Acceleration Sensor Using Selectively Porous Silicon Etching Method (선택적인 다공질 실리콘 에칭법을 이용한 압저항형 실리콘 가속도센서의 제조)

  • Sim, Jun-Hwan;Kim, Dong-Ki;Cho, Chan-Seob;Tae, Heung-Sik;Hahm, Sung-Ho;Lee, Jong-Hyun
    • Journal of Sensor Science and Technology
    • /
    • v.5 no.5
    • /
    • pp.21-29
    • /
    • 1996
  • A piezoresistive silicon acceleration sensor with 8 beams, utilized by an unique silicon micromachining technique using porous silicon etching method which was fabricated on the selectively diffused (111)-oriented $n/n^{+}/n$ silicon subtrates. The width, length, and thickness of the beam was $100\;{\mu}m$, $500\;{\mu}m$, and $7\;{\mu}m$, respectively, and the diameter of the mass paddle (the region suspended by the eight beams) was 1.4 mm. The seismic mass on the mass paddle was formed about 2 mg so as to measure accelerations of the range of 50g for automotive applications. For the formation of the mass, the solder mass was loaded on the mass paddle by dispensing Pb/Sn/Ag solder paste. After the solder paste is deposited, Heat treatment was carried out on the 3-zone reflow equipment. The decay time of the output signal to impulse excitation of the fabricated sensor was observed for approximately 30 ms. The sensitivity measured through summing circuit was 2.9 mV/g and the nonlinearity of the sensor was less than 2% of the full scale output. The output deviation of each bridge was ${\pm}4%$. The cross-axis sensitivity was within 4% and the resonant frequency was found to be 2.15 KHz from the FEM simulation results.

  • PDF