• Title/Summary/Keyword: school's library

Search Result 652, Processing Time 0.029 seconds

A Study on Data Clustering of Light Buoy Using DBSCAN(I) (DBSCAN을 이용한 등부표 위치 데이터 Clustering 연구(I))

  • Gwang-Young Choi;So-Ra Kim;Sang-Won Park;Chae-Uk Song
    • Journal of Navigation and Port Research
    • /
    • v.47 no.4
    • /
    • pp.231-238
    • /
    • 2023
  • The position of a light buoy is always flexible due to the influence of external forces such as tides and wind. The position can be checked through AIS (Automatic Identification System) or RTU (Remote Terminal Unit) for AtoN. As a result of analyzing the position data for the last five years (2017-2021) of a light buoy, the average position error was 15.4%. It is necessary to detect position error data and obtain refined position data to prevent navigation safety accidents and management. This study aimed to detect position error data and obtain refined position data by DBSCAN Clustering position data obtained through AIS or RTU for AtoN. For this purpose, 21 position data of Gunsan Port No. 1 light buoy where RTU was installed among western waters with the most position errors were DBSCAN clustered using Python library. The minPts required for DBSCAN Clustering applied the value commonly used for two-dimensional data. Epsilon was calculated and its value was applied using the k-NN (nearest neighbor) algorithm. As a result of DBSCAN Clustering, position error data that did not satisfy minPts and epsilon were detected and refined position data were acquired. This study can be used as asic data for obtaining reliable position data of a light buoy installed with AIS or RTU for AtoN. It is expected to be of great help in preventing navigation safety accidents.

Analyses on Spatial Compositions and Furniture Characteristics of Children's Reading Rooms in Public Libraries (공공도서관 아동열람실의 공간구성 및 가구특성 분석)

  • Jeon, Se-Ran;Lee, Ji-Hyun;Kim, Soo-Young
    • Korean Journal of Air-Conditioning and Refrigeration Engineering
    • /
    • v.24 no.7
    • /
    • pp.567-577
    • /
    • 2012
  • This study examines the spatial compositions of children's reading rooms, furniture characteristics, and users' satisfaction levels for the furniture in public libraries. Field measurements and surveys were performed in 5 public libraries. Results imply that the spatial compositions of reading rooms in libraries were classified into three categories according to the locations of bookshelves and reading space. Management areas should not be located at the edge of reading rooms but be located at the center of reading rooms to avoid clerks' narrow viewing angle toward young kids and to ensure security for the kids. The evaluation for bookshelves according to evaluation checklists was acceptable, but users were not always satisfied with the bookshelves due to the inappropriate positions of books in shelves. The evaluation for desks was generally acceptable according to the checklists and users were satisfied with them. In general, the desk with higher scores by the checklist provided better satisfaction to users. However, the score by checklist for chair and user satisfaction were not always similar each other. Convenience areas in reading rooms were not enough compared to bookshelf, reading and management area. Computer tables that were designed in a way that users sit down and use the computers were highly preferred.

A single-memory based FFT/IFFT core generator for OFDM modulation/demodulation (OFDM 변복조를 위한 단일 메모리 구조의 FFT/IFFT 코어 생성기)

  • Yeem, Chang-Wan;Jeon, Heung-Woo;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2009.05a
    • /
    • pp.253-256
    • /
    • 2009
  • This paper describes a core generator (FFT_Core_Gen) which generates Verilog HDL models of 8 different FFT/IFFT cores with $N=64{\times}2^k$($0{\leq}k{\leq}7$ for OFDM-based communication systems. The generated FFT/IFFT cores are based on in-place single memory architecture, and use a hybrid structure of radix-4 and radix-2 DIF algorithm to accommodate various FFT lengths. To achieve both memory reduction and the improved SQNR, a conditional scaling technique is adopted, which conditionally scales the intermediate results of each computational stage, and the internal data and twiddle factor has 14 bits. The generated FFT/IFFT cores have the SQNR of 58-dB for N=8,192 and 63-dB for N=64. The cores synthesized with a $0.35-{\mu}m$ CMOS standard cell library can operate with 75-MHz@3.3-V, and a 8,192-point FFT can be computed in $762.7-{\mu}s$, thus the cores satisfy the specifications of wireless LAN, DMB, and DVB systems.

  • PDF

A Crypto-processor Supporting Multiple Block Cipher Algorithms (다중 블록 암호 알고리듬을 지원하는 암호 프로세서)

  • Cho, Wook-Lae;Kim, Ki-Bbeum;Bae, Gi-Chur;Shin, Kyung-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.11
    • /
    • pp.2093-2099
    • /
    • 2016
  • This paper describes a design of crypto-processor that supports multiple block cipher algorithms of PRESENT, ARIA, and AES. The crypto-processor integrates three cores that are PRmo (PRESENT with mode of operation), AR_AS (ARIA_AES), and AES-16b. The PRmo core implementing 64-bit block cipher PRESENT supports key length 80-bit and 128-bit, and four modes of operation including ECB, CBC, OFB, and CTR. The AR_AS core supporting key length 128-bit and 256-bit integrates two 128-bit block ciphers ARIA and AES into a single data-path by utilizing resource sharing technique. The AES-16b core supporting key length 128-bit implements AES with a reduced data-path of 16-bit for minimizing hardware. Each crypto-core contains its own on-the-fly key scheduler, and consecutive blocks of plaintext/ciphertext can be processed without reloading key. The crypto-processor was verified by FPGA implementation. The crypto-processor implemented with a $0.18{\mu}m$ CMOS cell library occupies 54,500 gate equivalents (GEs), and it can operate with 55 MHz clock frequency.

Development and Verification of SoC Platform based on OpenRISC Processor and WISHBONE Bus (OpenRISC 프로세서와 WISHBONE 버스 기반 SoC 플랫폼 개발 및 검증)

  • Bin, Young-Hoon;Ryoo, Kwang-Ki
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.1
    • /
    • pp.76-84
    • /
    • 2009
  • This paper proposes a SOC platform which is eligible for education and application SOC design. The platform, fully synthesizable and reconfigurable, includes the OpenRISC embedded processor, some basic peripherals such as GPIO, UART, debug interlace, VGA controller and WISHBONE interconnect. The platform uses a set of development environment such as compiler, assembler, debugger and RTOS that is built for HW/SW system debugging and software development. Designed SOC, IPs and Testbenches are described in the Verilog HDL and verified using commercial logic simulator, GNU SW development tool kits and the FPGA. Finally, a multimedia SOC derived from the SOC platform is implemented to ASIC using the Magnachip cell library based on 0.18um 1-poly 6-metal technology.

An Adaptive Road ROI Determination Algorithm for Lane Detection (차선 인식을 위한 적응적 도로 관심영역 결정 알고리즘)

  • Lee, Chanho;Ding, Dajun
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.1
    • /
    • pp.116-125
    • /
    • 2014
  • Road conditions can provide important information for driving safety in driving assistance systems. The input images usually include unnecessary information and they need to be analyzed only in a region of interest (ROI) to reduce the amount of computation. In this paper, a vision-based road ROI determination algorithm is proposed to detect the road region using the positional information of a vanishing point and line segments. The line segments are detected using Canny's edge detection and Hough transform. The vanishing point is traced by a Kalman filter to reduce the false detection due to noises. The road ROI can be determined automatically and adaptively in every frame after initialization. The proposed method is implemented using C++ and the OpenCV library, and the road ROIs are obtained from various video images of black boxes. The results show that the proposed algorithm is robust.

An implementation of block cipher algorithm HIGHT for mobile applications (모바일용 블록암호 알고리듬 HIGHT의 하드웨어 구현)

  • Park, Hae-Won;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2011.05a
    • /
    • pp.125-128
    • /
    • 2011
  • This paper describes an efficient hardware implementation of HIGHT block cipher algorithm, which was approved as standard of cryptographic algorithm by KATS(Korean Agency for Technology and Standards) and ISO/IEC. The HIGHT algorithm, which is suitable for ubiquitous computing devices such as a sensor in USN or a RFID tag, encrypts a 64-bit data block with a 128-bit cipher key to make a 64-bit cipher text, and vice versa. For area-efficient and low-power implementation, we optimize round transform block and key scheduler to share hardware resources for encryption and decryption. The HIGHT64 core synthesized using a $0.35-{\mu}m$ CMOS cell library consists of 3,226 gates, and the estimated throughput is 150-Mbps with 80-MHz@2.5-V clock.

  • PDF

Effectiveness of Deep Breathing Exercise for Postoperative Pulmonary Complications Prevention: A Systematic Review (수술 후 폐 합병증 예방을 위한 심호흡 운동의 효과에 대한 체계적 고찰)

  • Lee, Worlsook;Yang, You Lee;Oh, Eui Geum
    • Journal of Korean Academy of Fundamentals of Nursing
    • /
    • v.21 no.4
    • /
    • pp.423-432
    • /
    • 2014
  • Purpose: This study was done to evaluate effectiveness of deep breathing exercise as a postoperative intervention to prevent pulmonary complications. Methods: A search of databases from 1990 to 2012 was done including MEDLINE, EMBASE, CINAHL, Cochrane Library and eight Korean databases. Ten studies met eligibility criteria. Researchers trained in systematic review, independently assessed the methodological quality of selected studies using the Cochrane's risk of bias tool. Data were analyzed using RevMan 5.2 program. Results: Among ten RCTs in four studies, deep breathing exercise was compared with an instrument using interventions such as incentive spirometry, in the other four studies deep breathing exercise was compared with non-intervention, and in last two studies bundles of interventions including coughing and early ambulation were assessed. A significant difference was found between deep breathing exercise group and non-intervention group. The odds ratio (OR) of occurrence of pulmonary complications for deep breathing exercise versus non-intervention was 0.30. However, there was no significant difference between deep breathing exercise group and incentive spirometry group (OR=1.22). Conclusion: Deep breathing exercise is vital to improving cost-effectiveness and efficiency of patient care in preventing postoperative pulmonary complications. For evidence-based nursing, standardized guidelines for deep breathing in postoperative care should be further studied.

Displacement of scan body during screw tightening: A comparative in vitro study

  • Kim, JungHan;Son, KeunBaDa;Lee, Kyu-Bok
    • The Journal of Advanced Prosthodontics
    • /
    • v.12 no.5
    • /
    • pp.307-315
    • /
    • 2020
  • PURPOSE. The purpose of this study was to evaluate the occurrence of displacement while tightening the screw of scan bodies, which were compared according to the material type. MATERIALS AND METHODS. Three types of scan bodies whose base regions were made up of polyether ether ketone (PEEK) material [Straumann Group, Dentium Group, and Myfit (PEEK) Group] and another scan body whose base region was made up of titanium material [Myfit (Metal) Group] were used (15 per group). The reference model was fabricated by aligning the scan body library on the central axis of the implant, and moving this position by the resin model. The screws of the scan bodies were tightened to the implant fixture with torques of 5 Ncm, 10 Ncm, and a hand tightening torque. After the application of the torque, the scan bodies were scanned using a laboratory scanner. To evaluate the vertical, horizontal, and 3-dimensional (3D) displacements, a 3D inspection software program was used. To examine the difference among groups, one-way analysis of variance and Tukey's HSD post hoc test were used (α=.05). RESULTS. There were significant differences in 3D, vertical, and horizontal displacements among the different types of scan bodies (P<.001). There was a significantly lower displacement in the Straumann group than in the Myfit (PEEK) and Dentium groups (P<.05). CONCLUSION. The horizontal displacement in all groups was less than 10 ㎛. With the hand tightening torque, a high vertical displacement of over 100 ㎛ occurred in PEEK scan bodies (Myfit and Dentium). Therefore, it is recommended to apply a tightening torque of 5 Ncm instead of a hand tightening torque.

An Area-efficient Design of SHA-256 Hash Processor for IoT Security (IoT 보안을 위한 SHA-256 해시 프로세서의 면적 효율적인 설계)

  • Lee, Sang-Hyun;Shin, Kyung-Wook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.22 no.1
    • /
    • pp.109-116
    • /
    • 2018
  • This paper describes an area-efficient design of SHA-256 hash function that is widely used in various security protocols including digital signature, authentication code, key generation. The SHA-256 hash processor includes a padder block for padding and parsing input message, so that it can operate without software for preprocessing. Round function was designed with a 16-bit data-path that processed 64 round computations in 128 clock cycles, resulting in an optimized area per throughput (APT) performance as well as small area implementation. The SHA-256 hash processor was verified by FPGA implementation using Virtex5 device, and it was estimated that the throughput was 337 Mbps at maximum clock frequency of 116 MHz. The synthesis for ASIC implementation using a $0.18-{\mu}m$ CMOS cell library shows that it has 13,251 gate equivalents (GEs) and it can operate up to 200 MHz clock frequency.