• JSTS:Journal of Semiconductor Technology and Science
• /
• v.15 no.3
• /
• pp.349-355
• /
• 2015

A fully-differential touch-screen sensing architecture is presented to improve noise immunity and also support most multi-touch events minimizing the number of amplifiers and their silicon area. A correlated double sampling function is incorporated to reduce DC offset and low-frequency noises, and a stabilizer circuit is also embedded to minimize inherent transient fluctuations. A prototype of the proposed readout circuit was fabricated in a $0.18{\mu}m$ CMOS process and its differential operation in response to various touch events was experimentally verified. With a 3.3 V supply, the current dissipation was 3.4 mA at normal operation and $140{\mu}A$ in standby mode.

• Journal of the Korean housing association
• /
• v.10 no.3
• /
• pp.213-220
• /
• 1999

The purpose of this study was to find the degree of satisfaction of the Korean elderly with their existing residential environment and their propensity to move. The data were collected through interviews and structured questionnaires. The subjects were 1,200 nationwide elderly over the age of 60 selected by probability sampling proportionate to size. cluster and random sampling method. The data were analyzed with frequency. percentage. and $X^2$-test using the SAS package. The major findings were as follows: Most subjects were satisfied with their housing environment and had no intention of moving. The subjects were highly satisfied with their residential environment. did not tend to move. This result does not necessarily mean that there is no need for better housing and no need to design elderly housing in Korea. It implies the need for community integrated housing development with flexible service system.

• Proceedings of the Korean Society for Noise and Vibration Engineering Conference
• /
• 2004.11a
• /
• pp.685-688
• /
• 2004

This paper addresses the study on developing the angular vibration calibration system which requires the highly accurate measurement technique of the amplitude and period of an oscillating angular motion. Two developed models for the low and high frequency ranges are introduced and their main features are also compared. In addition to the angular vibration exciters, a new measurement method, referred to the 'equi-angle sampling method', is proposed and its theoretical backgrounds are introduced. The proposed method is shown to provide much less measurement uncertainty, compared the fringe counting method. Experimental results demonstrate what amount of angular vibration amplitude measurement uncertainty is improved by suing the proposed equi-angle sampling method.

• Proceedings of the Korean Nuclear Society Conference
• /
• 1996.05b
• /
• pp.36-41
• /
• 1996

Turbulent thermal mixing experiments by the injection of two parallel non-isothermal water jets have been performed. The turbulent velocities and fluctuations under the isothermal conditions have been measured using LDV system. The velocity vectors have been plotted in two dimensions from the data measured at 29$\times$16 points. The thermal mixing experiments also have been conducted, where we used 45 K-type thermocouples with a sheath diameter of 0.020" which were fixed with 5 mm distance in a line at a measured height. The measured heights were 5, 10, 20, 30, 40 cm from the upper end of rectangular nozzles. We measured the turbulent temperatures under the various flow velocity conditions with 12$^{\circ}C$ $\leq$ $\Delta$T $\leq$4$0^{\circ}C$. The sampling frequency and sampling time were about 420 Hz and 10 seconds, respectively. The measured results of equal velocity parallel jets were analyzed axially and radially to obtain the variation of temperature fluctuation.tion.

• Proceedings of the Korean Nuclear Society Conference
• /
• 1996.05b
• /
• pp.199-204
• /
• 1996

In the present the mean temperature and the temperature fluctuation of non-isothermal parallel liquid sodium jets were measured and analyzed changing the temperature difference and mean velocity of the hot and cold sodium. The sampling frequency and sampling time were 420Hz and three seconds, respectively. The wave-form characteristics were discussed in regard to the peak-to-peak amplitudes and the periods provided by a wave analysis. And also the correlations of the temperature fluctuation in rms value and the peak amplitude are derived. The overall mean accuracy ratios of the correlations are 1.07 and 1.08 with a standard deviation of 0.17 and 0.15, respectively.

• Journal of IKEEE
• /
• v.13 no.2
• /
• pp.194-199
• /
• 2009

In this study, ultra high-voltage (170kV AC), reliable 80pF mica capacitors for partial discharge system application were investigated. For capacitors design, Program was developed to sampling of series and parallel parameters. Mica was used as the dielectric of the capacitors. Using the conservative design rule, over 3 individual 50$\mu$m thick mica sheets with a size of 30mm$\times$35mm were used with lead foils to form a parallel capacitor element and 20 mica sheets were interleaved with lead foils to form a series stack of parallel capacitor element to meet the requirements of the capacitors. The dimension of the fabricated 80pF capacitor for 17kV AC were 90mm$\times$90mm. The high-frequency characteristics of the capacitance (C) and dissipation factor (D) of the developed capacitors were measured using a capacitance meter. The developed capacitor exhibited C of 79.5pF, had D of 0.001% over the frequency ranges of 150kHz to 50MHz, had a self-resonant frequency of 65MHz.

• Journal of Power Electronics
• /
• v.11 no.2
• /
• pp.228-236
• /
• 2011

The ${\Delta}\;V_{10}$ or 10-Hz flicker index, as a common method of measurement of voltage flicker severity in power systems, requires a high computational cost and a large amount of memory. In this paper, for measuring the ${\Delta}\;V_{10}$ index, a new method based on the Adaline (adaptive linear neuron) system, the FFT (fast Fourier transform), and the PSO (particle swarm optimization) algorithm is proposed. In this method, for reducing the sampling frequency, calculations are carried out on the envelope of a power system voltage that contains a flicker component. Extracting the envelope of the voltage is implemented by the Adaline system. In addition, in order to increase the accuracy in computing the flicker components, the PSO algorithm is used for reducing the spectral leakage error in the FFT calculations. Therefore, the proposed method has a lower computational cost in FFT computation due to the use of a smaller sampling window. It also requires less memory since it uses the envelope of the power system voltage. Moreover, it shows more accuracy because the PSO algorithm is used in the determination of the flicker frequency and the corresponding amplitude. The sensitivity of the proposed method with respect to the main frequency drift is very low. The proposed algorithm is evaluated by simulations. The validity of the simulations is proven by the implementation of the algorithm with an ARM microcontroller-based digital system. Finally, its function is evaluated with real-time measurements.

• Journal of Power Electronics
• /
• v.18 no.2
• /
• pp.511-521
• /
• 2018

Proportional capacitor current feedback active damping (CCFAD) has a limited valid damping region in the discrete time domain as (0, $f_s/6$. However, the resonance frequency ($f_r$) of an LCL-type filter is usually designed to be less than half the sampling frequency ($f_s$) with the symmetry regular sampling method. Therefore, ($f_s/6$, $f_s/2$) becomes an invalid damping region. This paper proposes an improved CCFAD method to extend the valid damping region from (0, $f_s/6$ to (0, $f_s/2$), which covers all of the possible resonance frequencies in the design procedure. The full-valid damping region is obtained and the stability margin of the system is analyzed in the discrete time domain with the Nyquist criterion. Results show that the system can operate stably with the proposed CCFAD method when the resonance frequency is in the region (0, $f_s/2$). The performances at the steady and dynamic state are enhanced by the selected feedback coefficient H and controller gain $K_p$. Finally, the feasibility and effectiveness of the proposed CCFAD method are verified by simulation and experimental results.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.4
• /
• pp.14-23
• /
• 2011

In this paper, a 7-bit 2GSPS folding/interpolation A/D Converter(ADC) with a Self-Calibrated Vector Generator is proposed. The ADC structure is based on a folding/interpolation architecture whose folding/interpolation rate is 4 and 8, respectively. A cascaded preprocessing block is not only used in order to drive the high input signal frequency, but the resistive interpolation is also used to reduce the power consumption. Based on a novel self-calibrated vector generator, further, offset errors due to device mismatch, parasitic resistors. and parasitic capacitance can be reduced. The chip has been fabricated with a 1.2V 0.13um 1-poly 7-metal CMOS technology. The effective chip area including the calibration circuit is 2.5$mm^2$. SNDR is about 39.49dB when the input frequency is 9MHz at 2GHz sampling frequency. The SNDR is improved by 3dB with the calibration circuit.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2012.10a
• /
• pp.221-224
• /
• 2012

This paper presents a CMOS interface circuit for MEMS acceleration sensor. It consists of a capacitance to voltage converter(CVC), a second-order switched-capacitor (SC) integrator and comparator. A bandgap reference(BGR) has been designed to supply a stable bias to the circuit and a ${\Sigma}{\Delta}$ Modulator with chopper - stabilization(CHS) has also been designed for more suppression of the low frequency noise and offset. As a result, the output of this ${\Sigma}{\Delta}$ Modulator increases about 10% duty cycle when the input voltage amplitude increases 100mV and the sensitivity is x, y-axis 0.45v/g, z-axis 0.28V/g. This work is designed and implemented in a 0.35um CMOS technology with a supply voltage of 3.3V and a sampling frequency of 3MHz sampling frequency. The size of the designed chip including PADs is $0.96mm{\times}0.85mm$.