• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 하계종합학술대회 논문집(1)
• /
• pp.65-68
• /
• 2000

In this paper, design parameters are investigated and design procedure is established for PCS mobile station, especially for receiver RF block. And simulation environment to analyze parameters of the receiver RF block to determine whether it satisfies the receiver standard, IS-98C, is calculated. Design parameters are simulated and optimized. With simulated results, PCS mobile station is implemented and tested. Measured results show good agreement with simulation Design procedure can be used to get optimum characteristics for each of receiver block. By using optimum characteristics, mobile station can be designed more efficiently.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제4권3호
• /
• pp.174-181
• /
• 2004

In this paper, we review the four receiver architectures and four methods for multi-standard receiver design. Propose reconfigurable RF block can be used for both low-IF and direct conversion architecture. Also, using reconfigurable mixer method, it can be operated at $2{\sim}6$ GHz range for multi-standard receiver. It consists of wideband mixer, filter, and automatic gain control amplifier and to get wide-band operation, $2{\sim}6$ GHz, wide-band mixer use flexible input matching method. Besides, to design multi-standard receiver, LNA bank that support each standard is necessary and it has good performance to compensate the performance of wide-band mixer. Finally, we design and simulate proposed reconfigurable RF block and to prove that it has acceptable performances for various wireless standards, the LNA bank that supports both IEEE 802.11a/b/g and WCDMA is also designed and simulated with it.

• 한국군사과학기술학회지
• /
• 제5권2호
• /
• pp.159-168
• /
• 2002

In this paper, a study on the design of the transmitter-receiver of fuze sensor for discriminating target position is presented. We propose the algorithm for detecting target distance/direction through investigating the operational concept and principle of fuze sensor. Based on the algorithm, We design transmitter-receiver, calculate various design variables and estimate the performance of that one. The estimated result shows that the required performance of fuze sensor is satisfied. Further research on confirming the performance of proposed algorithm through encounter simulation test with real target and resolving problem will be continued.

• 한국정보통신설비학회:학술대회논문집
• /
• 한국정보통신설비학회 2005년도 하계학술대회
• /
• pp.154-158
• /
• 2005

In this paper, we design optical receiver composed of CDR(clock and data recovery), SA(sense amp), TIA(transimpe dence amplifier), and decision circuit. The optical receiver can be classified to two main block, one is Deserializer composed of CDR and SA, another is PD receiver composed of preamplifier(샴), peak detector, etc. In this paper, we propose CDR using delayed data topology that could improve defects of existing CDR. The optical receiver that is proposed in this paper has the role of translation a 1.25 Gb/s optical signal to $10{\times}125 Mb/s$ array electric signals. This optical receiver is verified by simulator(hspice) using 0.35 um CMOS technology.

• 한국정보통신학회논문지
• /
• 제12권8호
• /
• pp.1488-1494
• /
• 2008

본 논문은 대역폭에 제약을 받지 않는 우주 통신용에 사용할 목적으로 도플러에 강인한 저 전력 비동기 FSK 수신기를 FPGA로 구현한 논문이다. 사용한 비동기 FSK 수신기는 심볼 검출을 하기 위해 16점 FFT를 이용하며 데이터의 주 속도는 10kbps이고 도플러에 강인하고 전력 효율과 신뢰성을 얻기 위해 디지털 회로로 설계된다. 또한 CORDIC 알고리듬을 이용하여 FFT 연산 시 사용되는 복소 승산을 가산기 및 천이기로 대체하여 저전력화 하였다. 설계 시스템의 검증을 하기 위해 먼저 Simulink로 시뮬레이션 하여 성능을 확인하고Xilinx사의 System Generator를 이용하여 FPGA 구현하여 성능을 비교 검증하였다. 결과적으로 Simulink 결과와 FPGA 구현 결과가 표6과 표7에 의해 잘 일치함을 확인하였다.

• Journal of electromagnetic engineering and science
• /
• 제16권4호
• /
• pp.241-247
• /
• 2016

This paper proposes the design and measurement of a 6-18 GHz front-end receiver module that has been combined into a one- channel output from a two-channel input for electronic warfare support measures (ESM) applications. This module includes a limiter, high-pass filter (HPF), power combiner, equalizer and amplifier. This paper focuses on the design aspects of reducing the noise figure (NF) and matching the phase and amplitude. The NF, linear equalizer, power divider, and HPF were considered in the design. A broadband receiver based on a combined configuration used to obtain low NF. We verify that our receiver module improves the noise figure by as much as 0.78 dB over measured data with a maximum of 5.54 dB over a 6-18 GHz bandwidth; the difference value of phase matching is within $7^{\circ}$ between ports.

• 한국전자통신학회논문지
• /
• 제7권5호
• /
• pp.975-981
• /
• 2012

본 논문에서는 다중 경로 채널 환경에서 터보 코드를 사용하여 광대역 CDMA 시스템의 수신 신호를 고려하고, 시스템의 성능을 분석합니다. Rayleigh 페이딩 채널 환경에서 터보 코드와 함께 레이크 수신기를 통해 수신된 신호를 전달하여 레이크 수신기의 가지 수에 따라 가변 시스템 대역폭에 대한 성능을 분석한다. 광대역 CDMA 시스템에서 수신기의 디자인을 위해서는 디코딩 및 레이크 수신기의 가지 수를 효율적인 매개 변수를 제시했습니다.

• 조명전기설비학회논문지
• /
• 제20권10호
• /
• pp.158-163
• /
• 2006

In this paper, we considered the received signal of the wideband CDMA systems using turbo code in the multipath channel environments, and analyze the performance of the system. This study is to analyze the performance for the variable system bandwidth according to the number of branches of rake receiver by passing the received signal through a rake receiver with a turbo code in Rayleigh fading channel environments. For the design of receiver in wideband CDMA systems, we presented the efficient parameters for the number of iterative decoding and the number of branches of rake receiver.

• 대한전기학회논문지:시스템및제어부문D
• /
• 제55권6호
• /
• pp.286-295
• /
• 2006

This paper presents a design of a real-time software GPS receiver which runs on a PC. The software GPS receiver has advantages over conventional hardware based receivers in terms of flexibility and efficiency in application oriented system design and modification. In odor to reduce the processing time of the software operations in the receiver, a shared memory structure is used with a dynamic data control, and the byte-type IF data is processed through an Open Multi-Processing technique in the mixer and integrator which requires the most computational load. A high speed data acquisition device is used to capture the incoming high-rate IF signals. The FFT-IFFT correlation technique is used for initial acquisition and FLL assisted PLL is used for carrier tracking. All software modules are operated in sequence and are synchronized with pre-defined time scheduling. The performance of the designed software GPS receiver is evaluated by running it in real-time using the real GPS signals.

• 한국전자파학회논문지
• /
• 제27권4호
• /
• pp.403-406
• /
• 2016

본 논문에서는 인체 감지용 수동형 마이크로파 센서의 실용화를 위한 소형 수신기의 설계, 제작에 관해 기술한다. 먼저 기존의 5.1 GHz 센서에 의한 인체 감지 측정 실험 데이터를 이용하여 센서 수신기의 요구사항 및 설계 사양을 도출하였으며, 이를 토대로 소형 수신기를 설계, 제작하였다. 제작한 소형 수신기 센서로 실험실에서의 인체 감지 측정 실험 결과, 안테나로부터 4 m 거리에 있는 인체까지 감지가 확인되었다. 제작된 소형 수신기는 기존 수신기에 비해 크기는 약 60 %, 소비전력은 40 % 감소된 소형경량 저소비전력으로 구현함으로써 실용성을 높였다.