• Journal of Power Electronics
• /
• 제16권1호
• /
• pp.362-373
• /
• 2016

The on-line measurement of high-power IGBT collector current is important for the hierarchical control and short-circuit and overcurrent protection of its driver and the sensorless control of the converter. The conventional on-line measurement methods for IGBT collector current are not suitable for engineering measurement due to their large-size, high-cost, low-efficiency sensors, current transformers or dividers, etc. Based on the gate driver, this paper has proposed a current measuring circuit for IGBT collector current. The circuit is used to conduct non-intervention on-line measurement of IGBT collector current by detecting the voltage drop of the IGBT power emitter and the auxiliary emitter terminals. A theoretical analysis verifies the feasibility of this circuit. The circuit adopts an operational amplifier for impedance isolation to prevent the measuring circuit from affecting the dynamic performance of the IGBT. Due to using the scheme for integration first and amplification afterwards, the difficult problem of achieving high accuracy in the transient-state and on-state measurement of the voltage between the terminals of IGBT power emitter and the auxiliary emitter (u_Ee) has been solved. This is impossible for a conventional detector. On this basis, the adoption of a two-stage operational amplifier can better meet the requirements of high bandwidth measurement under the conditions of a small signal with a large gain. Finally, various experiments have been carried out under the conditions of several typical loads (resistance-inductance load, resistance load and inductance load), different IGBT junction temperatures, soft short-circuits and hard short-circuits for the on-line measurement of IGBT collector current. This is aided by the capacitor voltage which is the integration result of the voltage uEe. The results show that the proposed method of measuring IGBT collector current is feasible and effective.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1998년도 전력전자학술대회 논문집
• /
• pp.109-112
• /
• 1998

A step down chopper and PWM current source inverter is used for the connection between the PV array and the utility. This paper proposes chopper is controlled for the dc reactor decrease and PWM current source inverter is controlled to keep the output power at the maximum point for the PV. The PV current only is measured and employed for the power calculation combining the control parameter of the PWM current source inverter.

• 대한전기학회논문지
• /
• 제38권6호
• /
• pp.441-450
• /
• 1989

A control technique for current-fed filters is proposed which not only eliminates the harmonic current, but also controls the reactive power at the ac sides of PWM inverter-induction motor drive system. Injecting the proposed PWM current enables the harmonic components of orders not greater than the number of pulses per half-cycle to be removed completely. Also it enables the input fundamental power factor to become unity and hence total input power factor can be improved greatly. Digital simulation is performed to investigate the theoretical output characteristics of the current-fed filters by the proposed control technique.

• Journal of Electrical Engineering and Technology
• /
• 제8권6호
• /
• pp.1305-1309
• /
• 2013

The application of the superconducting fault current limiter (SFCL) in a power distribution system is expected to contribute the voltage-sag suppression of the bus line as well as the fault-current reduction of the fault line. However, the application effects of the SFCL on the voltage sag of the bus line including the fault current are dependent on its application location in a power distribution system. In this paper, we investigated the fault current limiting and the voltage sag suppressing characteristics of the SFCL due to its application location such as the outgoing point of the feeder, the bus line, the neutral line and the 2nd side of the main transformer in a power distribution system, and analyzed the trace variations of the bus-voltage and fault-feeder current. The simulated power distribution system, which was composed of the universal power source, two transformers with the parallel connection and the impedance load banks connected with the 2nd side of the transformer through the power transmission lines, was constructed and the short-circuit tests for the constructed system were carried out. Through the analysis on the short-circuit tests for the simulated power distribution system with the SFCLs applied into its representative locations, the effects from the SFCL's application on the power distribution system were discussed from the viewpoints of both the suppression of the bus-voltage sag and the reduction of the fault current.

• 한국음향학회지
• /
• 제31권8호
• /
• pp.523-531
• /
• 2012

최근 친 환경 발전에 관한 관심이 높아지면서 태양광, 풍력, 조력, 조류 발전에 대한 수요가 점차 증가되고 있다. 이러한 친 환경 발전 방식 중 조석운동에 의한 해수의 흐름을 이용하는 조류발전은 지형적 특성에 의해 강한 조류가 발생하는 지역에서만 사용할 수 있는 특수한 발전 방식이다. 울돌목 해역은 조류 발전이 가능한 매우 강한 조류가 형성되는 지역으로 다른 지역의 해역과 구분되는 특별한 환경을 제공한다. 하지만, 해양에서의 인간의 활동은 수중소음을 야기하여 해양환경에 큰 영향을 미친다. 최근에는 환경영향평가의 중요성이 대두되면서 발전소 가동 시의 소음 특성 분석 및 전파양상 예측에 대한 필요성이 증가하고 있다. 본 연구는 조류발전소의 수중소음 특성을 측정하고 울돌목 해역으로의 전파양상을 모델링 하였다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2000년도 전력전자학술대회 논문집
• /
• pp.111-114
• /
• 2000

Harmonics and fundamental reactive power of nonlinear loads in serious unbalanced power condition are compensated by current synchronous detection(CSD) theory which is also acceptable for single phase power system, but the CSD theory is not suitable any more in case of controlled independently harmonics and reactive component. Therefore a new algorithm the extended current synchronous detection (ECSD)theory for a three phase active power filter based on decomposition of fundamental reactive distorted components is proposed in this paper. The proposed ECSD theory is simulated and tested comparison with a few power theories under asymmtrical condition in power system.

• Journal of Power Electronics
• /
• 제15권5호
• /
• pp.1348-1357
• /
• 2015

Under traditional unified power quality conditioner (UPQC) control, a UPQC series converter (SC) is mainly used to handle grid-side power quality problems while its parallel converter (PC) is mainly used to handle load-side power quality problems. The SC and PC are relatively independent. The SC is usually in standby mode and it only runs when the grid voltage abruptly changes. In this paper, novel UPQC coordinated control strategies are proposed which use the SC to share the reactive power compensation function of the PC especially without grid-side power quality problems. However, in some cases, there will be a circulating current between the SC and the PC, which will probably influence the compensation fashion, the compensation capacity, or the normal work of the UPQC. Through an active power circulation analysis, strategies with and without a circulating current are presented which fuses the reactive power allocation strategy of the SC and the PC, the composite control strategy of the SC and the compensation strategy of the DC storage unit. Both of the strategies effectively solve the SC long term idle problem, limit the influence of the circulating current, optimize all of the UPQC units and reduce the production cost. An analysis, along with simulation andexperimental results, is presented to verify the feasibility and effectiveness of the proposed control strategies.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1999년도 전력전자학술대회 논문집
• /
• pp.626-630
• /
• 1999

A new integrated single-stage zero current switched(ZCS) quasi-resonant converter (QRC) for the power factor correction(PFC) converter is introduced in this paper. The power factor correction can be achieved by the discontinuous conduction mode(DCM) operation of an input current. The proposed converter has the characteristics of the good power factor, low line current harmonics, and tight output regulation. Furthermore, the ringing effect due to the output capacitance of the main switch can be eliminated by use of active clamp circuit.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1998년도 Proceedings ICPE 98 1998 International Conference on Power Electronics
• /
• pp.79-84
• /
• 1998

A novel zero voltage and zero current switching (ZVZCS) full bridge (FB) PWM converter with low output current ripple is presented. A simple auxiliary circuit added in the secondary provides ZVZCS conditions to primary switches, ZVS for leading-leg switches and ZCS for lagging-leg switches, as well as reduces the output current ripple (ideally zero ripple). The auxiliary circuit includes neither lossy components nor additional active switches which are demerits of the previously presented ZVZCS converters. Many advantages including simple circuit topology, high efficiency, low cost and low current ripple make the new converter attractive for high performance high power (＞1kW) applications. The principle of operation, features and design considerations are illustrated and verified on a 2.5kW, 100KHz IGBT based experimental circuit.

• 전기학회논문지
• /
• 제61권9호
• /
• pp.1226-1231
• /
• 2012

The demand for electrical power has been significantly increased to satisfy the customers. As a result, a power distribution system have been advanced by power system's interconnection, installation of distributed generator(DG) and so on. The improvable power distribution system included the problem of increasable fault current. Superconducting fault current limiter (SFCL) is one of the solutions to limit a fault current. Therefore, to solve the problem of fault current by SFCL, simulation was progressed and the simulation used a PSCAD/EMTDC.