• Title/Summary/Keyword: poly-Si TFT

Search Result 299, Processing Time 0.032 seconds

LASER Crystallization System for Poly-Si

  • Lee, Ho-Nyeon
    • Information Display
    • /
    • v.7 no.2
    • /
    • pp.10-13
    • /
    • 2006
  • Active Matrix Flat Panel Display(AM-FPD)의 경쟁력 향상을 위해서 반드시 필요한 고성능, 고생산성 Thin Film Transistor(TFT)를 제작에 사용하는 결정화 방법 중, 산업화에 가장 근접한 레이저 결정화 방법 및 장비에 대해서 기술한다.

[ $SiO_2$ ] Film deposited by APCVD using TEOS/$O_2$ for TFT application (TFT응용을 위한 TEOS/$O_2$를 이용한 APCVD 방법의 $SiO_2$ 박막증착)

  • Kim, Jun-Sik;Hwang, Sung-Hyun;Yi, Jun-Sin
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2005.11a
    • /
    • pp.295-296
    • /
    • 2005
  • Poly-Silicon Thin Film Transistor 응용을 위한 $SiO_2$ 박막 성장에 관한 연구로서 기존의 ICP-CVD를 이용한 실험에서 $SiH_4$ 가스대신 유기 사일렌 반응물질인 TEOS(TetraethylOrthosilicate) Source를 이용하여 APCVD 법으로 성장시켰다. $SiO_2$ 박막은 반도체 및 디스플레이 분야에서 필드산화막, 보호막, 게이트 절연막 등으로 사용되며, 이러한 산화막 증착을 TEOS를 이용하였고, 빠른 증착과 더 좋은 특성을 갖는 박막 형성을 위하여 $O_2$ 반응가스를 이용하였고, Ellipsometor, XPS 등을 이용하여 계면 특성 분석을 하였다.

  • PDF

Effective Annealing and Crystallization of Si film for Advanced TFT System

  • Noguchi, Takashi
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.254-257
    • /
    • 2009
  • The crystallization and activated annealing effect of Si films using an excimer laser and a new CW blue laser are described comparing with furnace annealing (SPC) for the application of advanced TFTs and future applications. Currently, pulsed ELA is used extensively as a LTPS process on glass substrates as the efficiency is high in UV region for thin Si film of 40- 60 nm thickness. ELA enables extremely low resistivity for both n- and p-typed Si films. On the other hand, CW BLDA enables the smooth Si surface having arbitral grains from micro-grains to anisotropic huge grain structure only controlling its power density.

  • PDF

2.2 inch qqVGA AMOLED drived by ultra low temperature poly silicon (ULTPS) TFT direct fabricated below $200^{\circ}C$

  • Kwon, Jang-Yeon;Jung, Ji-Sim;Park, Kyung-Bae;Kim, Jong-Man;Lim, Hyuck;Lee, Sang-Yoon;Kim, Jong-Min;Noguchi, Takashi;Hur, Ji-Ho;Jang, Jin
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.309-313
    • /
    • 2006
  • We demonstrated 2.2inch qqVGA AMOLED display drived by ultra low temperature poly-Si (ULTPS) TFT not transferred but direct fabricated below $200^{\circ}C$. Si channel was crystallized by decreasing impurity concentration even at room temperature. Gate insulator with a breakdown field exceeding 8 MV/cm was realized by Inductively coupled plasma - CVD. In order to reduce stress of plastic, organic film was coated as inter-dielectric and passivation layers. Finally, ULTPS TFT of which mobility is over $20cm^2/Vsec$ was fabricated on transparent plastic substrate and drived OLED display successfully.

  • PDF

Poly-Si TFT Fabricated at 170$^{\circ}C$ Using ICP-CVD and Excimer Laser Annealing for Plastic Substrates

  • Han, Sang-Myeon;Shin, Moon-Young;Park, Hyun-Joong;Lee, Hye-Jin;Han, Min-Koo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2004.08a
    • /
    • pp.1003-1006
    • /
    • 2004
  • We have fabricated poly-Si TFTs at 170$^{\circ}C$ using inductively coupled plasma chemical vapor deposition (ICP-CVD) and excimer laser annealing (ELA). A Poly-Si film with large grains exceeding 5000${\AA}$ and a $SiO_2$ film with high breakdown field are deposited by ICP-CVD. A high mobility exceeding 100$cm^2$/Vs with a low sub-threshold swing of 0.76V/dec was obtained.

  • PDF

Direct deposition technique for poly-SiGe thin film achieving a mobility exceeding 20 $cm^2$/Vs with ~30 nm thick bottom-gate TFTs

  • Lim, Cheol-Hyun;Hoshino, Tatsuya;Hanna, Jun-Ichi
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2009.10a
    • /
    • pp.1028-1031
    • /
    • 2009
  • High quality poly-SiGe thin films were prepared on 6-inch substrates using Reactive-thermal CVD with $Si_2H_6$ and $GeF_4$ around at $500^{\circ}C$ directly. Its thickness uniformity was ~ 3% on the entire substrate area. N-channel mobility of ~30 nm thick bottom-gate TFTs exceeded 20 $cm^2$/Vs without any further crystallization.

  • PDF

Electric characteristics of poly-Si TFT using High-k Gate-dielectric and excimer laser annealing (Excimer laser annealing에 의한 결정화 및 High-k Gate-dielectric을 사용한 poly-Si TFT의 특성)

  • Lee, Woo-Hyun;Koo, Hyun-Mo;Oh, Soon-Young;Ahn, Chang-Geun;Jung, Jong-Wan;Cho, Won-Ju
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2007.06a
    • /
    • pp.19-19
    • /
    • 2007
  • Excimer laser annealing (ELA) 방법을 이용하여 결정화하고 게이트 절연체로써 high-k 물질을 가지는 다결정 실리콘박막 트랜지스터의 전기적 특성을 평가하였다. 다결정 실리콘 박막 트랜지스터는 비결정질 실리콘 박막 트랜지스터 보다 높은 전계 효과 이동도와 운전 용이한 장점을 가진다. 기존의 결정화 방법으로는 다결정 실리콘 박막 트랜지스터의 높은 열 공급을 피할 수 없기 때문에, 매몰 산화막 위의 비결정질 박막은 저온에서 다결정 실리콘 결정화를 위해 KrF excimer laser (248nm)를 이용하여 가열 냉각 공정을 했다. 게다가 케이트 절연체로써 atomic layer deposition (ALD) 방법에 의해 저온에서 20 nm의 고 유전율을 가지는 $HfO_2$ 박막을 증착하였다. 알루미늄은 n-MOS 박막 트랜지스터의 게이트 전극으로 사용되었다. 금속 케이트 전극을 사용하여 게이트 공핍 효과와 관계되는 케이트 절연막 두께의 증가를 예방할 수 있고, 게이트 저항의 감소에 의해 소자 속도를 증가 시킬 수 있다. 추가적으로, 비결정질 실리콘 박막의 결정화 기술로써 사용된 ELA 방법은 SPC (solid phase crystallization) 방법과 SLS (sequential lateral solidification) 방법에 의해 비교되었다. 결과적으로, ELA 방법에 의해 결정화된 다결정 실리콘 박막의 결정도와 표면 거칠기는 SPC와 SLS 방법에 비해 개선되었다. 또한, 우리는 ELA 결정화 방법에 의한 다결정 실리콘 박막 트랜지스터로부터 우수한 소자 특성을 얻었다.

  • PDF

A Production and Analysis on High Quality of Thin Film Transistors Using NH3 Plasma Treatment (NH3 Plasma Treatment를 사용한 고성능 TFT 제작 및 분석)

  • Park, Heejun;Nguyen, Van Duy;Yi, Junsin
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.30 no.8
    • /
    • pp.479-483
    • /
    • 2017
  • The effect of $NH_3$ plasma treatment on device characteristics was confirmed for an optimized thin film transistor of poly-Si formed by ELA. When C-V curve was checked for MIS (metal-insulator-silicon), Dit of $NH_3$ plasma treated and MIS was $2.7{\times}10^{10}cm^{-2}eV^{-1}$. Also in the TFT device case, it was decreased to the sub-threshold slope of 0.5 V/decade, 1.9 V of threshold voltage and improved in $26cm^2V^{-1}S^{-1}$ of mobility. Si-N and Si-H bonding reduced dangling bonding to each interface. When gate bias stress was applied, the threshold voltage's shift value of $NH_3$ plasma treated device was 0.58 V for 1,000s, 1.14 V for 3,600s, 1.12 V for 7,200s. As we observe from this quality, electrical stability was also improved and $NH_3$ plasma treatment was considered effective for passivation.