• Korean Journal of Materials Research
• /
• v.4 no.7
• /
• pp.741-749
• /
• 1994

The planar solid oxide fuel cell(SOFC) contains several ceramic materials depending on its structure and has rdfractory metal parts for manifolds, shrouds and current leads. Among ceramic materials for planar SOFC, joining of lanthanum chromite separator and yttria stabilized zirconia(YSZ) electoyte in planar SOFC stack to give strong gas tight seals is necessary for satisfactory operation and high performance. Nevertheless, for planar SOFC/sub s/, how to seal the cell stack and gas manifold remains as one of the unsolved problems. Therefore, in this study. we investigated the joining of sintered lanthanum chromite and YSZ pellets using unsintered lanthanum chromite green films as sealent. Scanning electron microscopy(SEM) and energy dispersive X-ray analysis(EDX) revealed that Ca in the sealing material diffused and dissolved into YSZ and sintered lanthanum chromite, and unsintered lanthanum chromite green films reacted with YSZ to from a new phase at the interface. Also, the densification of unsintered lanthanum chromite green films was inpeded by the Ca migration.

• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.58 no.4
• /
• pp.609-614
• /
• 2009

A fuel-cell power system among various alternative power sources has many advantages such as comparatively independable circumstances, high-efficient, and heat-recyclable, thus it is now able to be up to hundreds MWh-scaled through improving feasibility and longevity of it. During the last few decades, numerous research results has been investigated to expand interest in fuel-cell technology. This study presents pressure distribution on the geometrical manifold structures, which are U-type and Z-type, of a planar-type fuel-cell stack by simulated with computational fluid dynamics(CFD). Then, electrical performance of a 200W fuel-cell stack, which is U-type, was diagnosed after pre-conditioning operation. The stack has electrical characteristics ; 22V, 10A, 220W, and current density $200mA/cm^2$.

• ETRI Journal
• /
• v.40 no.3
• /
• pp.389-395
• /
• 2018

A novel class of planar metamaterial unit-cells consisting of a peace logo pattern is presented. A significant advantage of the proposed peace-logo planar metamaterial (PLPM) unit-cell over existing designs is its tunability, simplicity, and compatibility with microstrip structures. The theoretical analysis is founded on the famous transmission-line theory for the metamaterial concept. Then, the tunable dual-band two-sided PLPM (TSPLPM) unit-cell is designed by printing a similar PLPM pattern at the bottom of the substrate. The influence of the bottom PLPM pattern on the resonance frequencies of the unit-cell was analyzed by performing numerical simulations using CST Microwave Studio 2017 and HFSSv15 simulators. The results of the numerical simulations demonstrated that the proposed TSPLPM has the ability to control the resonance frequencies over 50 GHz-75 GHz for millimeter-wave applications.

• Proceedings of the KIEE Conference
• /
• 1996.07c
• /
• pp.1700-1702
• /
• 1996

Solid oxide fuel cell(SOFC) is an electrochemical energy device which converts the free energy of fuel gas directly to electric energy. SOFC has several diratinct advantages over other types of fuel cells: no use of noble metals, no requirement of a reformer, no problem of liquid electrolyte management, and no problem of corrosion by liquid electrolyte. In this study, we have investigated the cell components and the single cell of the planar SOFC fabricated by composite plate process, in which green films of electrolyte, anode and cathode were co-fired. The planar SOFCs were tested and the cell performance characteristics wag evaluated by using electrochemical methods.

• Proceedings of the KIEE Conference
• /
• 1995.11a
• /
• pp.597-599
• /
• 1995

We have analyzed the dielectrophoretic(DEP) force on a cell in a micro planar electrode structure. We fabricate a micro planar electrode structure using micro machining technology and measure the motion of a cell that is accelerated by DEP force. DEP force on a cell is calculated by curve fitting the motion of a cell. Radish and yeast are used for the experiment. In case of radish, DEP force is increased as the voltage and the frequency is increased, and in case of yeast, DEP force is increased only as the voltage is increased DEP force on a yeast does not vary when the frequency varies from 1 MHz to 3 MHz. The result will be helpful to the manipulation of cells using DEP force.

• Korean Journal of Materials Research
• /
• v.13 no.3
• /
• pp.160-168
• /
• 2003

The co-firing processes for the supported type planar solid oxide fuel cell were investigated. A flat cell of $7.7${\times}$10.8\textrm{cm}^2$ was fabricated successfully by the co-firing process, in which green films were co-sintered in the forms of two layers of anode/electrolyte or of three layers of anode/electrolyte/cathode with gas distributor. A co-fired cell of two layers yielded a power of 200 ㎽/$\textrm{cm}^2$ at 608 ㎷. Its performance loss was mainly due to iR drop in the anodic gas distributor, which was attributed to poor contact between anodic gas distributor and current collector. The performance in the co-fired cell of three layers was much lower than that of two layers, which resulted from the large iR drop and activation overvoltage at the cathodic side. In the co-fired cell of two layers, the impedance analysis indicated that the performance decay during cell operation is due to both anode overvoltage and iR drop at anode side. Also the electrode reaction of the co-fired two layers' cell is considered to be controlled by activation overvoltage within the low current of 50 ㎃.

• ETRI Journal
• /
• v.26 no.6
• /
• pp.583-588
• /
• 2004

In this paper we investigate the effect of a shield metal line inserted between adjacent bit lines on the refresh time and noise margin in a planar DRAM cell. The DRAM cell consists of an access transistor, which is biased to 2.5V during operation, and an NMOS capacitor having the capacitance of 10fF per unit cell and a cell size of $3.63{\mu}m^2$. We designed a 1Mb DRAM with an open bit-line structure. It appears that the refresh time is increased from 4.5 ms to 12 ms when the shield metal line is inserted. Also, it appears that no failure occurs when $V_{cc}$ is increased from 2.2 V to 3 V during a bump up test, while it fails at 2.8 V without a shield metal line. Raphael simulation reveals that the coupling noise between adjacent bit lines is reduced to 1/24 when a shield metal line is inserted, while total capacitance per bit line is increased only by 10%.

• Transactions of the Korean Society of Mechanical Engineers B
• /
• v.27 no.5
• /
• pp.635-643
• /
• 2003

Parametric study for the analysis of performance characteristics of a planar -type solid oxide fuel cell(SOFC) using computational flow analysis is conducted. A planar -type SOFC, which is composed by two gas channels (fuel and ai.) and one set of anode-electrolyte-cathode assembly, is modeled as a two -dimensional isothermal case. Results of computational analysis of flow field including distributions of mass fractions in gas channels are used to the performance analysis of the fuel cell. Flow analysis makes it possible to consider current density distributions along the length of the cell in the process of performance analysis of the SOFC. As results of parametric study, it is found that the mole fraction of fuel at the inlet of fuel channel, operating pressure and temperature are closely related to the performance characteristics of SOFC.

• Proceedings of the KIEE Conference
• /
• 1995.07c
• /
• pp.1215-1216
• /
• 1995

Planar Solid Oxide fuel cell may have some advantages, particularly in their potential for allowing a higher power density, and simpler, less costly methods of fabrication. This study has examined generation characteristics of unit cell for planar Solid Oxide fuel cell.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.19 no.2
• /
• pp.126-129
• /
• 2006

We investigated an optimized condition of the capacitor threshold voltage implantation(capacitor $V_T$ Implant) in planar P-MOS DRAM Cell. Several samples with different condition of the capacitor $V_T$ Implant were prepared. It appeared that for the capacitor $V_T$ Implant of $BF_2\;2.0{\times}l0^{13}\;cm^{-2}$ 15 KeV, refresh time is three times larger than that of the sample, in which capacitor $V_T$ Implant is in $BF_2\;1.0{\times}l0^{13}\;cm^{-2}$ 15 KeV. Raphael simulation revealed that the lowed maximum electric field and lowed minimum depletion capacitance ($C_{MIN}$) under the capacitor resulted in well refresh characteristics.