• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2005년도 전력전자학술대회 논문집
• /
• pp.490-493
• /
• 2005

In order to reduce the harmonics in invertor output of the DVR system, typically LC filter is employed. In designing the LC filter, it is required to consider the gild impedance and the characteristic of the harmonics. In this paper, problems in the conventional way of designing the LC filter is analyzed and new LC fitter design technique is proposed. In the proposed technique, parameters of the LC filter are calculated considering grid impedance, THD, DC link voltage and phase lag. The validity and feasibility of the proposed method is verified through the simulations experiments. The DVR system with the proposed LC filter is being built and tested.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2005년도 전력전자학술대회 논문집
• /
• pp.673-676
• /
• 2005

In this paper, we proposed the electric circuit using one common arm of H-Bridge Inverters to reduce the number of switching component in multi-level inverter combined with H-Bridge Inverters and Transformers. and furthermore we suggested the new multi-level PWM inverter using PWM level to reduce THD(Total Harmonic Distortion). and we used the switching method that can be same rate of usage at each transformer. Also, we tested the proposed prototype 9-level inverter to clarify the proposed electric circuit and reasonableness of control signal for the proposed multi-level PWM inverter.

• Journal of Power Electronics
• /
• 제11권6호
• /
• pp.931-937
• /
• 2011

This paper presents a method for the performance improvement of a shunt active power filter (SAPF) using the indirect current control (ICC) scheme. Compared to the conventional direct current control (DCC) scheme, the ICC gives better performance with a lower number of sensors. A simplified and efficient control algorithm using a low cost Intel 80C196KC microcontroller is implemented using only two current sensors for the source current and one voltage sensor for the DC-link voltage of the SAPF circuit. The objective is to eliminate harmonics and to compensate the reactive power produced by non-linear loads such as an uncontrolled rectifier feeding an inductive load. The APF is realized using a three phase voltage source inverter (VSI) with a dc bus capacitor. Experimental results are presented to prove the better performance of the ICC method over the DCC one.

• Journal of Power Electronics
• /
• 제14권5호
• /
• pp.874-881
• /
• 2014

This study presents a single-phase power factor correction AC-DC converter that operates in discontinuous conduction mode. This converter uses the pulse-width modulation technique to achieve almost unity power factor and low total harmonic distortion of input current for universal input voltage $90V_{rms}$ to $264V_{rms}$) applications. The converter has a simple structure and electrical isolation. The magnetizing-inductor energy of the transformer can be recycled to the output without an additional third winding. The steady-state analysis of voltage gain and boundary operating conditions are discussed in detail. Finally, experimental results are shown to verify the performance of the proposed converter.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2007년도 7th International Meeting on Information Display 제7권1호
• /
• pp.207-210
• /
• 2007

We fabricated an optically compensated bend cell with pixel-isolating polymer wall. The polymer wall was formed by phase separation of LCs and UVcurable polymer. The fabricated cell had initially ${\pi}-twist$ state. It showed low driving voltage, wide viewing angle and fast response properties. Also, polymer wall provided the mechanical stability preventing distortion of a display image from pressure.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2018년도 전력전자학술대회
• /
• pp.27-29
• /
• 2018

본 논문은 상 전류의 위치(전기각)를 기반으로 보상전압을 결정하는 새로운 데드타임 보상알고리즘을 제안한다. 제안하는 알고리즘은 보상전압을 결정하는데 있어, 전류의 극성대신 제어하는 상 전류의 위치(전기각)를 이용하기 때문에 추가적인 알고리즘 없이 간단하게 보상전압을 정의할 수 있다. 또한 제안하는 데드타임 보상알고리즘은 동기좌표계에 바로 적용가능하기 때문에 3상 전압형 인버터(VSIs; Voltage Source Inverters)에 일반적으로 사용되는 동기좌표기반 제어기에 적용이 용이하고 추가적인 변환과정 없이 동기좌표에서의 인버터 출력전압을 추정할 수 있다. 제안하는 데드타임 보상알고리즘의 효과와 성능을 검증하기 위하여 전압형 3상 인버터를 이용한 L-R부하 실험이 진행되었으며, 상 전류파형의 FFT(Fast Fourier Transfrom)와 THD(Total Harmonic Distortion)를 산정하여 정량적 분석을 병행하였다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2019년도 추계학술대회
• /
• pp.136-137
• /
• 2019

본 논문에서는 ADALINE (Adaptive-Linear-Neuron) 구조의 ANN(Artificial Neural Network)을 이용한 3상 PWM 컨버터의 개방고장 진단 방법에 대해 제안한다. 3상 PMW 컨버터에서 스위치의 개방고장이 발생한 경우 보호회로에 의해 시스템이 중단되지 않으며, 개방고장으로 인한 상전류의 고조파와 직류 성분에 의해 주변 기기에 고장에 의한 파급효과가 나타날 수 있다. 이에 본 논문에서는 ADALINE을 이용하여 각 상의 THD(Total Harmonics Distortion)와 직류 성분 얻고 대소비교를 통해 개방고장이 발생한 스위치를 진단하는 방법에 대해 제안한다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 1998년도 춘계학술대회 논문집
• /
• pp.527-533
• /
• 1998

An optimized PWM switching strategy for an induction motor voltage control is developed and demonstrated. Space vector modulation in voltage source inverter offers improved DC-bus utilization and reduced commutation losses, and has been therefor recognizedas the perfered PWM method, especially in the case of digital implementation. Three-phase invertor voltage control by space vector modulation consists of switching between the two active and one zero voltage vector by using the proposed optimal PWM algorithm. The prefered switching sequence is defined as a function of the modulation index and period of a carrier wave. The sequence is selected by suing the inverter switching losses and the current ripple as the criteria. For low and medium power application, the experimental results indicate that good dynamic response and reduced harmonic distortion can be achieved by increasing switching frequency.

• 한국철도학회:학술대회논문집
• /
• 한국철도학회 2000년도 춘계학술대회 논문집
• /
• pp.344-351
• /
• 2000

Recently, the microprocessor with network function based-controlled systems instead of conventional microprocessors is widely used to industrial applications, and also those technologies are widely adopted for train control and monitoring in modern rapid transit systems such as railway vehicles. The purpose of this paper is to propose a high quality data transmission line of railway vehicle system controlled by a microprocessor, which was designed and realized through SMG 7＆8 and ISA project. Noise, distortion and attenuation are always present in data transmission system and strictly limit performance. This paper describes a method to calculate the propagation constant, attenuation constant, phase velocity and length of stub.

• ETRI Journal
• /
• 제29권5호
• /
• pp.607-613
• /
• 2007

Most signal-to-noise ratio (SNR) estimation techniques in digital communication channels derive the SNR estimates solely from samples of the received signal after the matched filter. They are based on symbol SNR and assume perfect synchronization and intersymbol interference (ISI)-free symbols. In severe channel distortion where ISI is significant, the performance of these estimators badly deteriorates. We propose an SNR estimator which can operate on data samples collected at the front-end of a receiver or at the input to the decision device. This will relax the restrictions over channel distortions and help extend the application of SNR estimators beyond system monitoring. The proposed estimator uses the characteristics of the second order moments of the additive white Gaussian noise digital communication channel and a linear predictor based on the modified-covariance algorithm in estimating the SNR value. The performance of the proposed technique is investigated and compared with other in-service SNR estimators in digital communication channels. The simulated performance is also compared to the Cram$\acute{e}$r-Rao bound as derived at the input of the decision circuit.