• Title/Summary/Keyword: parallel system

Search Result 4,299, Processing Time 0.028 seconds

Method on Radar deployment for Ballistic Missile Detection Probability Improvement (탄도미사일 탐지확률 향상을 위한 레이더 배치 방안)

  • Park, Tae-yong;Lim, Jae-sung
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.3
    • /
    • pp.669-676
    • /
    • 2016
  • North Korea has various ballistic missiles from short range to long range such as inter continental ballistic missiles. Short range ballistic missiles such as SCUD series are threatening to Korea peninsula. Therefore Korea is constructing various missile defense systems to protect country. Parameters influencing the received power from the target to the radar are transmitting power, antenna gain, carrier frequency, RCS(Radar Cross Section) of target and distance from radar to target. Especially, RCS and distance from target are not radar performance defined parameters but external parameters. Therefore radar deployment position that large RCS can be observed and target to radar distance should be considered in parallel to improve target detection probability. In this paper, RCS pattern of SCUD-B ballistic missile is calculated, received power is analyzed based on radar deployment position during ballistic missile trajectory and methode for optimum radar deployment position to improve target detection probability is suggested.

Analysis of Environmental Hazard by the Leachate from Disposal Waste (매립장 침출수 환경 재해에 관한 연구)

  • Kim, Jun-Kyoung;Bae, Hyo-Jun;Choi, Oh-Soon
    • Journal of the Korean Society of Hazard Mitigation
    • /
    • v.3 no.4 s.11
    • /
    • pp.145-151
    • /
    • 2003
  • The domestic and the industry wastes which mainly come out of human life activities have been usually processed mainly by the incineration method and/or the method of reclamation. The method of reclamation, specially open dumping, has caused significant environmental pollution problems on the local or regional soil and groundwater system by leachate. Therefore, to investigate the 3-D structure characteristics of environmental pollution area is one of the hot subjects. We applied dipole-dipole method of electrical resistivity survey to investigate 3-D environmental contamination characteristics of the Noeun landfill area. For electrical resistivity survey, the line for measurements was established parallel to the main boundary of the Noeun landfill, for effective investigation of the whole landfill area. The result shows that the uppermost layer of the Noeun landfill is believed to be stabilized completely, based on the result of electrical resistivity values. However, the lowest layer of the Noeun landfill was partially polluted by leachate. Therefore, the electrical resistivity survey method is believed to be the one of the most effective methods to investigate three-dimensional distribution of leachate occurred in the lower part of landfill area.

Low-power Hardware Design of Deblocking Filter in HEVC In-loop Filter for Mobile System (모바일 시스템을 위한 저전력 HEVC 루프 내 필터의 디블록킹 필터 하드웨어 설계)

  • Park, Seungyong;Ryoo, Kwangki
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.3
    • /
    • pp.585-593
    • /
    • 2017
  • In this paper, we propose a deblocking filter hardware architecture for low-power HEVC (High-Efficiency Video Coding) in-loop for mobile systems. HEVC performs image compression on a block-by-block basis, resulting in blockage of the image due to quantization error. The deblocking filter is used to remove the blocking phenomenon in the image. Currently, UHD video service is supported in various mobile systems, but power consumption is high. The proposed low-power deblocking filter hardware structure minimizes the power consumption by blocking the clock to the internal module when the filter is not applied. It also has four parallel filter structures for high throughput at low operating frequencies and each filter is implemented in a four-stage pipeline. The proposed deblocking filter hardware structure is designed with Verilog HDL and synthesized using TSMC 65nm CMOS standard cell library, resulting in about 52.13K gates. In addition, real-time processing of 8K@84fps video is possible at 110MHz operating frequency, and operation power is 6.7mW.

Interoperability between NoSQL and RDBMS via Auto-mapping Scheme in Distributed Parallel Processing Environment (분산병렬처리 환경에서 오토매핑 기법을 통한 NoSQL과 RDBMS와의 연동)

  • Kim, Hee Sung;Lee, Bong Hwan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.11
    • /
    • pp.2067-2075
    • /
    • 2017
  • Lately big data processing is considered as an emerging issue. As a huge amount of data is generated, data processing capability is getting important. In processing big data, both Hadoop distributed file system and unstructured date processing-based NoSQL data store are getting a lot of attention. However, there still exists problems and inconvenience to use NoSQL. In case of low volume data, MapReduce of NoSQL normally consumes unnecessary processing time and requires relatively much more data retrieval time than RDBMS. In order to address the NoSQL problem, in this paper, an interworking scheme between NoSQL and the conventional RDBMS is proposed. The developed auto-mapping scheme enables to choose an appropriate database (NoSQL or RDBMS) depending on the amount of data, which results in fast search time. The experimental results for a specific data set shows that the database interworking scheme reduces data searching time by 35% at the maximum.

Design and Fault Tolerant Routing Scheme of Dual Network in Parallel Processing System (병렬처리 시스템에서의 Dual 네트워크의 설계 및 오류허용 라우팅 전략)

  • 최창훈;김성천
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.19 no.6
    • /
    • pp.1169-1181
    • /
    • 1994
  • The Gamma Network contains the redundant path thereby is provides the ability to tolerate the faults occured. However, in case of identical the source and destination number, only a single path exists, therefore there is no way of connecting for the fault situation. In addition, for the dynamic packet routing strategy, it shoed perform backtracking analysis to find the redundant path. In this paper we proposed a new network, Dual Network, to resolve these drawbacks. The Dual Network uses switching elements about the same network size as the Gamma Network except first and last stage, and it is more efficient than the Gamma Network, for it has reduced the switching stage by one. And since is used a destination tag routing scheme for the control algorithm, it has on advantage of becoming of simpler and faster routing control.

  • PDF

Screening Effects of Double-track Electric Railway and Shielded Cables on Communication-Line Inductive Interference (전기철도 복선화 및 차폐 케이블 적용에 따른 통신선 유도장해 차폐 효과)

  • Seol, Il-Hwan;Choi, Kyu-Hyoung
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.14 no.10
    • /
    • pp.5148-5155
    • /
    • 2013
  • The induced voltage on the telecommunication cable generated by nearby electric railway system may bring about telecommunication errors and safety accidents. In order to reduce the induced voltage and to achieve communication reliability, the effect of the shield cables and the recent double-track railway systems on the inductive interference should be investigated. This paper analyzes the parameters which seriously influence the induced voltage on the telecommunication cables which run parallel with a AT-fed electric railway line, and provides a simulation-based approach to estimate the amount of the induced voltage. Simulation results indicate that the induced noise voltage generated by a double-track railway decreases by 18 % compared to that generated by a single-track railway, showing the screening effect by nearby track. The induced noise voltages on the 50%-shielded cable and 15%-shielded cable decrease to 1/8 and 1/15 of the induced voltage on the non-shielded cable, respectively. A meaningful shield effect is achieved and the induced voltage is minimized by the double-track railway and the shielded cable.

(Design of Neural Network Controller for Contiunous-Time Chaotic Nonlinear Systems) (연속 시간 혼돈 비선형 시스템을 위한 신경 회로망 제어기의 설계)

  • O, Gi-Hun;Choe, Yun-Ho;Park, Jin-Bae;Im, Gye-Yeong
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.39 no.1
    • /
    • pp.51-65
    • /
    • 2002
  • This paper presents a design method of the neural network-based controller using an indirect adaptive control method to deal with an intelligent control for chaotic nonlinear systems. The proposed control method includes the identification and control Process for chaotic nonlinear systems. The identification process for chaotic nonlinear systems is an off-line process which utilizes the serial-parallel structure of multilayer neural networks and simple state space neural networks. The control process is an on-line process which uses the trained neural networks as the system model. An error back-propagation method was used for training of identification and control for chaotic nonlinear systems. The performance of the proposed neural network controller was evaluated by application to the Duffing equation and the Lorenz equation, and the proposed controller was compared with other neural network-based controllers by computer simulations.

The Effect of the Bolted Joint Stiffness on the Thrust Measurement Stand (볼트의 체결 강성이 추력 시험대에 미치는 영향)

  • Lee, Kyujoon;Jung, Chihoon;Ahn, Dongchan
    • Journal of the Korean Society of Propulsion Engineers
    • /
    • v.20 no.5
    • /
    • pp.31-39
    • /
    • 2016
  • This paper is studied on the effect of the bolt joint stiffness on the Thrust Measurement Stand(TMS). TMS is a test stand for thrust performance of the propulsion system, which depends on two factors: The $1^{st}$ is the parallel degree between directions of the thrust vector and action lines of the corresponding measuring load cells for the vector, and the $2^{nd}$ is the orthogonality between action lines of the measuring load cells. Therefore, it is essential to maintain the original shape of the TMS under operating conditions. In this paper, it is examined how the geometric tolerance of the bolt joints and threads of the load cell trains affect the performance of the TMS. Also, some techniques to overcome related problems are proposed.

EEFL using intelligent lighting system control device (EEFL을 이용한 지능형 조명시스템 제어장치)

  • Park, Yang-Jae
    • Journal of Digital Convergence
    • /
    • v.11 no.4
    • /
    • pp.229-234
    • /
    • 2013
  • The purpose of this study is to develop a lighting apparatus of the illuminance and color temperature to maximize the ability of the optimal combination of light sources that can be controlled efficiently control device. Finding people comfortable feeling for indoor lighting that can be used in a variety of color temperature illumination area by combining light sensitivity can be realized. Lighting apparatus for fluorescent lamps with different color temperature of 2000K and 8000K, and by varying the quantity of each of the fluorescent lamps, the illuminance of lighting equipment and color temperature through optical simulations were evaluated. By infrared remote control receiver, divided into 5 types of relaxation, conversation, meeting, hospitality, arts and the lighting environment you want to transfer the PC0 ~ PC4 through the parallel port on the mode selected by the user at the receiving end the DC voltage output. EEFL inverter input DC voltage and the DC input voltage, depending on the level of EEFL dimming value (illuminance and color temperature) lighting environment you want to create change while using a PIR sensor EEFL automatically turn off if people do not have was developed so that the power consumption so you can save.

Adjacency-Based Mapping of Mesh Processes for Switch-Based Cluster Systems of Irregular Topology (비규칙 토폴로지 스위치 기반 클러스터 시스템을 위한 메쉬 프로세스의 인접 기반 매핑)

  • Moh, Sang-Man
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.47 no.2
    • /
    • pp.1-10
    • /
    • 2010
  • Mapping virtual process topology to physical processor topology is one of the most important design issues in parallel programming. However, the mapping problem is complicated due to the topology irregularity and routing complexity. This paper proposes a new process mapping scheme called adjacency-based mapping (AM) for irregular cluster systems assuming that the two-dimensional mesh process topology is specified as an interprocess communication pattern. The cluster systems have been studied and developed for many years since they provide high interconnection flexibility, scalability, and expandability which are not attainable in traditional regular networks. The proposed AM tries to map neighboring processes in virtual process topology to adjacent processors in physical processor topology. Simulation study shows that the proposed AM results in better mapping quality and shorter interprocess latency compared to the conventional approaches.