• Title/Summary/Keyword: parallel communication

Search Result 1,114, Processing Time 0.025 seconds

Power Control Method for Reducing Circulating Current in Parallel Operation of DC Distribution System

  • Shin, Soo-Cheol;Lee, Hee-Jun;Kim, Young-Ho;Lee, Jung-Hyo;Lee, Taeck Kie;Won, Chung-Yuen
    • Journal of Electrical Engineering and Technology
    • /
    • v.8 no.5
    • /
    • pp.1212-1220
    • /
    • 2013
  • In general, for a large power system like DC distribution system for buildings, several power converters are modularized for parallel operation. However, in parallel operation, inconsistency of parameters in each module causes circulating current in the whole system. Circulating current is directly related to loss, and, therefore, it is most important for the safety of the power system to supply the suitable current to each module. This paper proposes a control method to reduce circulating current caused during parallel operation. Accordingly, the validity of parallel operation system including response characteristics and normal state was verified by simulation and experiment result.

Model-Based Tabu Search Algorithm for Free-Space Optical Communication with a Novel Parallel Wavefront Correction System

  • Li, Zhaokun;Zhao, Xiaohui;Cao, Jingtai;Liu, Wei
    • Journal of the Optical Society of Korea
    • /
    • v.19 no.1
    • /
    • pp.45-54
    • /
    • 2015
  • In this study, a novel parallel wavefront correction system architecture is proposed, and a model-based tabu search (MBTS) algorithm is introduced for this new system to compensate wavefront aberration caused by atmospheric turbulence in a free-space optical (FSO) communication system. The algorithm flowchart is presented, and a simple hypothetical design for the parallel correction system with multiple adaptive optical (AO) subsystems is given. The simulated performance of MBTS for an AO-FSO system is analyzed. The results indicate that the proposed algorithm offers better performance in wavefront aberration compensation, coupling efficiency, and convergence speed than a stochastic parallel gradient descent (SPGD) algorithm.

Design of an Input-Parallel Output-Parallel Multi-Module DC-DC Converter Using a Ring Communication Structure

  • Hu, Tao;Khan, Muhammad Mansoor;Xu, Kai;Zhou, Lixin;Rana, Ahmad
    • Journal of Power Electronics
    • /
    • v.15 no.4
    • /
    • pp.886-898
    • /
    • 2015
  • The design feasibility of a micro unidirectional DC transmission system based on an input-parallel output-parallel (IPOP) converter is analyzed in this paper. The system consists of two subsystems: an input-parallel output-series (IPOS) subsystem to step up the DC link voltage, and an input-series output-parallel (ISOP) subsystem to step down the output voltage. The two systems are connected through a transmission line. The challenge of the delay caused by the communication in the control system is addressed by introducing a ring communication structure, and its influence on the control system is analyzed to ensure the feasibility and required performance of the converter system under practical circumstances. Simulation and experiment results are presented to verify the effectiveness of the proposed design.

ESTIMATION OF SYSTEM RELIABLITY FOR REDUNDANT STRESS-STRENGTH MODEL

  • Choi, In-Kyeong
    • Journal of applied mathematics & informatics
    • /
    • v.5 no.2
    • /
    • pp.277-284
    • /
    • 1998
  • The reliability and an estimate for it are derived for series-parallel and parallel-deries stress-strength model under assumption that all components are subjected to a common stress. We also obtain the asymptotic normal distribution of the estimate.

New Communication Method using Pulse Width Information for Power Converter Parallel Operation (전력변환기 병렬운전을 위한 펄스폭 정보를 이용한 새로운 통신방식)

  • Dong-Whan Kim;Seong-Cheol Choi;Tuan-Vu Le;Sung-Jun Park;Seong-Mi Park
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.26 no.6_2
    • /
    • pp.1097-1108
    • /
    • 2023
  • Recently, demand for technology for energy economy and stable supply is increasing due to the increase in power demand of loads. The amount of DC power generation using new and renewable energy is noticeably increasing, and the use of DC power supplies is also increasing due to the increase in electric vehicles and digital loads. During parallel operation to increase the capacity of the power converter, the module bus method or the method using Can communication and serial communication has significant difficulties in smooth operation due to communication time delay for information sharing. Synchronization of information sharing of each power converter is essential for smooth parallel operation, and minimization of communication time delay is urgently needed as a way to overcome this problem. In this paper, a new communication method using pulse width information is proposed as a communication method specialized for parallel operation of power converters to compensate for the disadvantage of communication transmission delay in the existing system. The proposed communication method has the advantage of being easily implemented using the PWM and Capture function of the microcomputer. In addition, the DC/DC converter for DC distribution was verified through simulation and experiment, and it has the advantage of easy capacity expansion when applied to parallel operation of various types of power converters as well as DC/DC converters.

Low-Complexity Triple-Error-Correcting Parallel BCH Decoder

  • Yeon, Jaewoong;Yang, Seung-Jun;Kim, Cheolho;Lee, Hanho
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.13 no.5
    • /
    • pp.465-472
    • /
    • 2013
  • This paper presents a low-complexity triple-error-correcting parallel Bose-Chaudhuri-Hocquenghem (BCH) decoder architecture and its efficient design techniques. A novel modified step-by-step (m-SBS) decoding algorithm, which significantly reduces computational complexity, is proposed for the parallel BCH decoder. In addition, a determinant calculator and a error locator are proposed to reduce hardware complexity. Specifically, a sharing syndrome factor calculator and a self-error detection scheme are proposed. The multi-channel multi-parallel BCH decoder using the proposed m-SBS algorithm and design techniques have considerably less hardware complexity and latency than those using a conventional algorithms. For a 16-channel 4-parallel (1020, 990) BCH decoder over GF($2^{12}$), the proposed design can lead to a reduction in complexity of at least 23 % compared to conventional architecttures.

High-speed visible light communication system using space division processing (공간 분할 처리를 이용한 고속 가시광통신 시스템)

  • Park, Jun Hyung;Lee, Kyu Jin
    • Journal of Convergence for Information Technology
    • /
    • v.8 no.6
    • /
    • pp.237-242
    • /
    • 2018
  • There are various 'wireless communication technologies' around us. Wireless mobile communication has evolved through various stages, and its utilization is also diverse. However, due to the development of wireless communication technology, the demand for frequency resources is much higher than the supply, so frequency shortage is serious. Recently, 'visible light communication' has been attracting attention as an emerging communication technology that can solve the frequency shortage. 'Visible light communication' is a communication method based on serial data transmission / reception, and there is a difficulty in transmitting / receiving parallel data because the transmitter and the receiver are arbitrarily present. In this paper, we have studied parallel data processing of visible light communication. We could solve the problem by analyzing parallel data using image processing. Through this study, communication performance can be verified through I / O data comparison by implementing parallel data analysis method. It is expected that diversity in parallel data analysis will be presented through the results.

Development of Realtime Parallel Data Communication Interface for Remote Control of 6-DOF Industrial Robot (산업용 6관절 로봇의 원격제어를 위한 실시간 병렬데이터통신 인터페이스)

  • Choi, Myoung-Hwan;Lee, Woo-Won
    • Journal of Industrial Technology
    • /
    • v.21 no.A
    • /
    • pp.97-103
    • /
    • 2001
  • This paper presents the development of the I/O Interface for the real time parallel data communication between controller of a six-axis industrial robot(CRS-A460) and an external computer. The proposed I/O Interface consists of the hardware I/O interface and the software that is downloaded to the robot controller and executed by the controller operating system. The constitution of the digital I/O Port for CRS-A460 robot controller and the digital I/O board for IBM-PC are presented as well as the Process Control Program of the robot controller. The developed protocol for the parallel data communication is described. The data communication is tested, and the performance is analysed. In particular, it is shown that the real-time constraint of the robot controller process is satisfied.

  • PDF

Realization of a Parallel Network System for Image Processing Techniques (영상 처리 기법을 위한 병렬화 네트워크 시스템의 구성)

  • 서원찬;조강현;김우열
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.6 no.6
    • /
    • pp.492-499
    • /
    • 2000
  • In this paper, realization techniques of the parallel processing and the parallel network system for image processing are described. The parallel image processing system is constructed by the characterization of image processing and processor. Several problems are solved to achieve effective parallel processing and processor networking with the particular properties of image processing, which are reduction of communication quantity, equalization of load and delay depreciation on communication. A parallel image input device is developed for the flexible networking of parallel image processing. An abnormal region detection algorithm which is the basic function in machine vision is applied to evaluate the constructed parallel image processing system. The performance and effectiveness of the system are confirmed by experiments.

  • PDF

Performance Comparison of Parallel Programming Frameworks in Digital Image Transformation

  • Shin, Woochang
    • International Journal of Internet, Broadcasting and Communication
    • /
    • v.11 no.3
    • /
    • pp.1-7
    • /
    • 2019
  • Previously, parallel computing was mainly used in areas requiring high computing performance, but nowadays, multicore CPUs and GPUs have become widespread, and parallel programming advantages can be obtained even in a PC environment. Various parallel programming frameworks using multicore CPUs such as OpenMP and PPL have been announced. Nvidia and AMD have developed parallel programming platforms and APIs for program developers to take advantage of multicore GPUs on their graphics cards. In this paper, we develop digital image transformation programs that runs on each of the major parallel programming frameworks, and measure the execution time. We analyze the characteristics of each framework through the execution time comparison. Also a constant K indicating the ratio of program execution time between different parallel computing environments is presented. Using this, it is possible to predict rough execution time without implementing a parallel program.