References
- S. Lin and D. Costello, Error Control Coding: Fundamentals and Applications, Englewood Cliffs, NJ: Prentice-Hall, 1983.
- K. Lee, H.-G. Kang, J.-I. Park, H. Lee, "A highspeed low-complexity concatenated BCH decoder architecture for 100Gb/s optical communications," Jour. OF SIGNAL PROCESSING SYSTEMS, vol. 6, no. 1, pp. 43-55, Jan. 2012.
- X. Zhang, Z. Wang, "A Low-Complexity Three- Error-Correcting BCH Decoder for Optical Transport Network," IEEE Trans. on Circuits and Systems, vol. 59, no. 10, pp. 663-667, Oct. 2012.
- J. Massey, "Step-by-step decoding of the Bose- Chaudhuri-Hocquenghem codes," IEEE Trans. Inf. Theory, vol. 11, no. 4, pp. 580-585, Apr.1965. https://doi.org/10.1109/TIT.1965.1053833
- C.-L. Chr, S.-L. Su, and S.-W. Wu, "A Low- Complexity Step-By-Step Decoding Algorithm for Binary BCH Codes," IEICE Trans. Fundamentals, vol.E88-A, no.1, pp. 359-365, Jan. 2005. https://doi.org/10.1093/ietfec/E88-A.1.359
- X. Liu, C. Lu, T. H. Cheng, and S. N. Koh, "A Simplified Step-by-Step Decoding Algorithm for Parallel Decoding of Reed-Solomon Codes," IEEE Tran. on Communications, vol. 55, no. 6, pp. 1103- 1109, Jun. 2007. https://doi.org/10.1109/TCOMM.2007.898703
- S.-W. Wei, C.-H. Wei, "High-speed hardware decoder for double-error-correcting binary BCH codes," Proc. of IEE Commun., vol. 136, pp. 227- 231, Jun. 1989.
- T. Hwang, "Parallel decoding of binary BCH codes," Electron. Lett., vol. 7, no. 24, pp. 2223- 2225, 1991.
- J. Justesen, K. J. Larsen, and L. A. Pederson, "Error correcting correction for 100G transport networks," IEEE Commun. Mag., vol. 48, no. 3, pp. S48-S55, Mar. 2010. https://doi.org/10.1109/MCOM.2010.5434378
- J.-I. Park, K. Lee, C.-S. Choi, H. Lee, "High-Speed Low-Complexity Reed-Solomon Decoder using Pipelined Berlekamp-Massey algorithm and Its Folded Architecture," Journal of Semiconductor Technology and Science, vol. 10, no. 3, pp. 193- 202, Sep. 2010. https://doi.org/10.5573/JSTS.2010.10.3.193
- M. Potkonjak, M. B. Srivastava, and A. P. Chandrakasan, "Multiple constant multiplications: Efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 15, no. 2, pp. 151-165, Feb. 1996. https://doi.org/10.1109/43.486662
- W. Liu, J. Rho, and W. Sung, "Low-Power High- Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories," IEEE Workshop on Signal Processing Systems Design and Implementation (SIPS), pp. 303-308, Oct. 2006.
- S. Yoon, H. Lee, K. Lee, "High-Speed Two- Parallel Concatenated BCH-based Super-FEC Architecture for Optical Communications," IEICE Trans. on Fundamentals of Electronics, Communications, and Computer Sciences, Systems, vol. E92-A, no. 4, pp.769-777, Apr. 2010.
Cited by
- Low-Complexity Non-Iterative Soft-Decision BCH Decoder Architecture for WBAN Applications vol.16, pp.4, 2016, https://doi.org/10.5573/JSTS.2016.16.4.488
- Fast Decoding ECC for Future Memories vol.34, pp.9, 2016, https://doi.org/10.1109/JSAC.2016.2603698