• Title/Summary/Keyword: packaging substrate

Search Result 433, Processing Time 0.03 seconds

Comparison of Band Pass Filter Performance Using Liquid Crystal Polymer Substrate in Millimeter-Wave Band (밀리미터파 대역에서 액정 폴리머(Liquid Crystal Polymer) 기판을 이용한 대역통과필터 비교)

  • Oh, Yeonjeong;Lee, Jaeyoung;Choi, Sehwan
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.28 no.2
    • /
    • pp.39-44
    • /
    • 2021
  • In this paper, two types of BPF(Band Pass Filter) which are hair-pin and interdigital have been designed for millimeter-wave application using two types of material which are LCP(Liquid Crystal Polymer) and PTFE(Polytetrafluoroethylene) and also, their performances such as bandwidth, insertion loss, and in-band flatness are compared. The proposed BPF are designed as third-order filters, and their pass band is from 26.5 GHz to 27.3 GHz. Interdigital BPF using PTFE substrate has most wide -3 dB S21 bandwidth of 7.8 GHz and hair-pin BPF using LCP substrate has most narrow -3 dB S21 bandwidth among the proposed four BPF. For in-band insertion loss, hair-pin BPF using PTFE substrate achieves low insertion loss better than -0.667 dB, and hair-pin BPF using LCP substrate exhibits relatively high insertion loss among the proposed four BPF better than -0.937 dB. However, the maximum difference in insertion loss performance among the proposed four BPF is 0.27 dB, which is too small to negligible. For in-band flatness, interdigital BPF using PTFE substrate shows greatest performance of 0.017 dB, and hair-pin BPF using LCP substrate exhibits the lowest performance of 0.07 dB. There are tiny difference in in-band flatness performance of 0.053 dB. As a results, it is considered that the BPF using LCP substrate can derive the performances similar to that of the BPF using PTFE substrate in Millimeter-wave band.

Design and Manufacturing Factors of Micro-via Buildup Substrate Technology

  • Tsukada, Yutaka
    • Proceedings of the International Microelectronics And Packaging Society Conference
    • /
    • 2001.09a
    • /
    • pp.183-192
    • /
    • 2001
  • 1- Buildup PCB technology is utilized to a bare chip attach substrate technology for packaging of semiconductor chip 2- Requirement for the substrate design rule is described in SIA International Technology Roadmap for Semiconductor. 3- There are seven fabrication methods of build-up technology. 4- Coating and lamination for resin and photo, and laser for micro via hope processes are available. Below $50\mu\textrm{m}$ in diameter is possible. 5- Fine pitch lines down to $30\mu\textrm{m}$ can be achieved by pattern plating with better electrical property. 6- Dielectric loss reduction is a key material improvement item for next generation build-up technology. 7- High band width up to 512 GB/s is possible with current wiring groundrule.

  • PDF

Sn계 무연 솔더에 관한 연구

  • 이창배;정승부;서창제
    • Proceedings of the International Microelectronics And Packaging Society Conference
    • /
    • 2001.11a
    • /
    • pp.75-87
    • /
    • 2001
  • Three different kinds of substrate used in this study : bare Cu substrate, Ni-P/Cu substrate with a Ni-P layer thickness of $5\mu\textrm{m},$ and Au/Ni-P/Cu substrate with the Ni-P and Au layers of $0.15\mu\textrm{m}$ and $5\mu\textrm{m}$ thickness respectively. The wettability of various Sn-base solders was affected by the substrate metal finish used, i.e., nickel, gold and copper. On the Au/Ni-F/Cu substrate, Sn-base solders wet better than any of the other substrate metal finishes tested. The interfacial reaction between various substrate and Sn-base solder was investigated at $70^{\circ}C,$ $100^{\circ}C,$ $120^{\circ}C,$ $150^{\circ}C,$ $170^{\circ}C$ and $200^{\circ}C$ for reaction times ranging from 0 day to 60 day. Intermetallic phases was formed along a Sn-base solder/ various substrate interface during solid-state aging. The apparent activation energy for growth of Sn-Ag/Cu, Sn-Ag-Bi/Cu, and Sn-Bi/Cu couples were 65.4, 88.6, and 127.9 Kj/mol, respectively. After isothermal aging, the fracture surface shoved various characteristics depending on aging temperature and time, and the types of BGA pad.

  • PDF

An Unequal Wilkinson Power Divider Using Defected Ground Structure in Double Layered Substrate (이중 기판 결함 접지 구조를 이용한 비대칭 월킨슨 전력 분배기)

  • Lim, Jong-Sik;Koo, Jae-Jin;Oh, Seong-Min;Jeong, Yong-Chae;Ahn, Dal
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.18 no.11
    • /
    • pp.1291-1298
    • /
    • 2007
  • A novel 1:4 unequal wilkinson power divider using rectangular-shaped defected ground structure(DGS) in double layered substrate is proposed for removing the ground problem of DGS in packaging. Rectangular-shared DGS produces the transmission line having much higher characteristic impedance than standard microstrip line. The proposed unequal divider is composed of DGS and double layered substrate in order to be free from the ground problem of DGS patterns in packaging in metal housings. The second substrate is attached to the first substrate which contains DGS pattern on its ground plane at the bottom side to form the double layered substrate. In order to show the validity of the proposed DGS in the double layered substrate, a 1:4 unequal power divider is designed and measured. The predicted and measured performances are shown with an excellent agreement between them.

Wafer Level Packaging of RF-MEMS Devices with Vertical Feed-through (수직형 Feed-through 갖는 RF-MEMS 소자의 웨이퍼 레벨 패키징)

  • Park, Yun-Kwon;Lee, Duck-Jung;Park, Heung-Woo;kim, Hoon;Lee, Yun-Hi;Kim, Chul-Ju;Ju, Byeong-Kwon
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.15 no.10
    • /
    • pp.889-895
    • /
    • 2002
  • Wafer level packaging is gain mote momentum as a low cost, high performance solution for RF-MEMS devices. In this work, the flip-chip method was used for the wafer level packaging of RF-MEMS devices on the quartz substrate with low losses. For analyzing the EM (electromagnetic) characteristic of proposed packaging structure, we got the 3D structure simulation using FEM (finite element method). The electric field distribution of CPW and hole feed-through at 3 GHz were concentrated on the hole and the CPW. The reflection loss of the package was totally below 23 dB and the insertion loss that presents the signal transmission characteristic is above 0.06 dB. The 4-inch Pyrex glass was used as a package substrate and it was punched with air-blast with 250${\mu}{\textrm}{m}$ diameter holes. We made the vortical feed-throughs to reduce the electric path length and parasitic parameters. The vias were filled with plating gold. The package substrate was bonded with the silicon substrate with the B-stage epoxy. The loss of the overall package structure was tested with a network analyzer and was within 0.05 dB. This structure can be used for wafer level packaging of not only the RF-MEMS devices but also the MEMS devices.

Thermodynamic Issues of Lead-Free Soldering in Electronic Packaging (전자 패키징에 사용되는 무연 솔더에 관한 열역학적 연구)

  • 정상원;김종훈;김현득;이혁모
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.10 no.3
    • /
    • pp.37-42
    • /
    • 2003
  • In soldering of electronic packaging, the research on substituting lead-free solder materials for Pb-Sn alloys has become active due to environmental and health concerns over the use of lead. The reliability of the solder joint is very important in the development of solder materials and it is known that it is related to wettability of the solder over the substrate and microstructural evolution during soldering. It is also highly affected by type and extent of the interfacial reaction between solder and substrate and therefore, it is necessary to understand the interfacial reaction between solder and substrate completely. In order to predict the intermetallic compound (IMC) phase which forms first at the substrate/solder interface during the soldering process, a thermodynamic methodology has been suggested. The activation energy for the nucleation of each IMC phases is represented by a function of the interfacial energy and the driving force for phase formation. From this, it is predicted that the IMC phase with the smallest activation energy forms first. The grain morphology of the IMC at the solder joint is also explained by the calculations which use the energy. The Jackson parameter of the IMC grain with a rough surface is smaller than 2 but it is larger than 2 in the case of faceted grains.

  • PDF

A Study on Improvement of Optical Characteristics by Packaging Methods in Three Electrode-Type Reflective Display (3전극형 반사형 디스플레이에서 패키징 방법에 의한 광특성 개선에 관한 연구)

  • Park, Sang-Hyun;Kim, Young-Cho
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.30 no.3
    • /
    • pp.170-174
    • /
    • 2017
  • In 3 electrode reflective displays using a plastic substrate, unstable packaging induces particle clumping and optical degradation due to external air inflow and electronic ink evaporation. In this work, we fabricate 3 electrode electronic paper using glass wafer, ITO/plastic film, and ITO/glass/gas barrier film as an upper substrate after injecting electronic ink onto the lower substrate. Then, we studied its properties. After operating under stress conditions for 336 hours at $85^{\circ}C$ and 75% humidity, the reflectivity of driven e-paper panels with white color was 25.5% for the panels using glass wafer, 22.5% for plastic film including a gas barrier layer, and 16% for plastic film only. From these optical properties, we conclude that gas barrier film improves upper film isolation as a desirable packaging method.

Manufacture of Antimicrobial Paper Using Food Preservative (식품보존제를 이용한 항균지 제조)

  • 이진호;이장호;박종문
    • Journal of Korea Technical Association of The Pulp and Paper Industry
    • /
    • v.33 no.2
    • /
    • pp.81-86
    • /
    • 2001
  • The functions of food packaging are not only prevention from physical damage and loss during carrying and transportation, but also extension of shelf-life by adding antimicrobial substrate in packaging materials. Consumption of active packaging is gradually increasing. With different dosage of potassium sorbate(P.S.), the food preservative agent, antimicrobial papers were made by internal and external application of starch. The antimicrobial action of the paper was analyzed by the halo test and the shake flask method. The mechanical properties and strength were also measured. Antimicrobial papers adding P.S. showed higher values in tensile index than adding starch. The antimicrobial paper using starch showed similar microbe decreasing rate as that using P.S. Though microbe decreasing rate was 21.9%, it showed possibility to make antimicrobial paper using food preservative.

  • PDF