• Title/Summary/Keyword: p-n 접합

Search Result 351, Processing Time 0.03 seconds

A Study on the Design and Electrical Characteristics of High Performance Smart Power Device (고성능 Smart Power 소자 설계 및 전기적 특성에 관한 연구)

  • Ku, Yong-Seo
    • Journal of IKEEE
    • /
    • v.7 no.1 s.12
    • /
    • pp.1-8
    • /
    • 2003
  • In this study, the high performance BCD device structure which satisfies the high voltage and fast switching speed characteristics is devised. Through the process and device simulation, optimal process spec. & device spec. are designed. We adapt double buried layer structure, trench isolation process, n-/p-drift region formation and shallow junction technology to optimize an electrical property as mentioned above. This I.C consists of 20V level high voltage bipolar npn/pnp device, 60V level LDMOS device, a few Ampere level VDMOS, 20V level CMOS device and 5V level logic CMOS.

  • PDF

TCAD Simulation을 통한 GaAs태양전지 Base Layer의 물리적 Parameter 및 에너지 효율의 최적화 연구

  • Lee, Chung-Hak;Lee, Jun-Sin
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2014.02a
    • /
    • pp.449.1-449.1
    • /
    • 2014
  • GaAs태양전지는 일반적으로 22%이상의 변환효율을 가지는 차세대 태양전지이다. GaAs태양전지의 변환효율은 태양광이 조사되었을 때, p-type emitter와 n-type base의 p-n접합으로 생기는 Voc, Isc, FF 인자들로 인하여 그 값이 결정되는데, 이때 각 layer의 물리적 parameter에 의해 그 효율이 변한다. 일반적으로는 각 parameter가 증가할 때, 더욱 많은 전자로 인하여, 저 높은 변환효율을 기대할 수 있겠으나, 전자의 재결합이나 mobility의 감소와 같은 이유로 변환효율은 감소 될 수 있다. GaAs태양전지의 base layer의 두께와 도핑농도를 simulation한 결과 두께 $2.6{\mu}m$, 도핑농도 $7{\times}E17cm^{-3}$와 두께 $2.7{\mu}m$, 도핑농도 $8{\times}E17cm^{-3}$에서 25.86%의 가장 높은 에너지 효율을 가짐을 확인 할 수 있었다.

  • PDF

A Study on Characterization of P-N Junction Using Silicon Direct Bonding (실리콘 직접 본딩에 의한 P-N 접합의 특성에 관한 연구)

  • Jung, Won-Chae
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.30 no.10
    • /
    • pp.615-624
    • /
    • 2017
  • This study investigated the various physical and electrical effects of silicon direct bonding. Direct bonding means the joining of two wafers together without an intermediate layer. If the surfaces are flat, and made clean and smooth using HF treatment to remove the native oxide layer, they can stick together when brought into contact and form a weak bond depending on the physical forces at room temperature. An IR camera and acoustic systems were used to analyze the voids and bonding conditions in an interface layer during bonding experiments. The I-V and C-V characteristics are also reported herein. The capacitance values for a range of frequencies were measured using a LCR meter. Direct wafer bonding of silicon is a simple method to fuse two wafers together; however, it is difficult to achieve perfect bonding of the two wafers. The direct bonding technology can be used for MEMS and other applications in three-dimensional integrated circuits and special devices.

A study on the design of boron diffusion simulator applicable for shallow $p^+-n$ junction formation (박막 $p^+-n$ 접합 형성을 위한 보론 확산 시뮬레이터의 제작에 관한 연구)

  • Kim, Jae-Young;Kim, Bo-Ra;Hong, Shin-Nam
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.04b
    • /
    • pp.30-33
    • /
    • 2004
  • Shallow p+-n junctions were formed by low-energy ion implantation and dual-step annealing processes The dopant implantation was performed into the crystalline substrates using $BF_2$ ions. The annealing was performed with a rapid thermal processor and a furnace. FA+RTA annealing sequence exhibited better junction characteristics than RTA+FA thermal cycle from the viewpoint of junction depth. A new simulator is designed to model boron diffusion in silicon, which is especially useful for analyzing the annealing process subsequent to ion implantation. The model which is used in this simulator takes into account nonequilibrium diffusion, reactions of point defects, and defect-dopant pairs considering their charge states, and the dopant inactivation by introducing a boron clustering reaction. Using a resonable parameter values, the simulator covers not only the equilibrium diffusion conditions but also the nonequilibrium post-implantation diffusion. Using initial conditions and boundary conditions, coupled diffusion equation is solved successfully. The simulator reproduced experimental data successfully.

  • PDF

Fabrication and characterization of n-ZnO:Ga/p-Si heterojunction light emitting diodes (n-ZnO:Ga/p-Si 이종접합 발광 다이오드의 제작 및 특성 평가)

  • Han, W.S.;Kong, B.H.;Ahn, C.H.;Cho, H.K.;Kim, B.S.;Hwang, D.M.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.06a
    • /
    • pp.97-98
    • /
    • 2008
  • n-ZnO/p-Si heterostructure is a good candidate for ZnO-based heterojunction light emitting diodes(LED) because of its competitive price and lower driving voltage. However, the conventional LED shows much lower extraction efficiency, because it has small top contact and large backside contact. In this structure, the injected current from the top contact enters the active region underneath the top contact. Thus, the emitted light is hindered by the opaque top contact. This problem can be solved by using a current-blocking layer(CBL) that prevents the current injection into the active region below the top contact.

  • PDF

Design of high speed InAlGaAs/InGaAs HBT structure by Hybrid Monte Carlo Simulation (Hybrid Monte Carlo 시뮬레이션에 의한 고속 InAlGaAs/InGaAs HBT의 구조 설계)

  • 황성범;김용규;송정근;홍창희
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.3
    • /
    • pp.66-74
    • /
    • 1999
  • InAlGaAs/InGaAs HBTs with the various emitter junction gradings(xf=0.0-1.0) and the modified collector structures (collector- I;n-p-n, collector-II;i-p-n) are simulated and analyzed by HMC (Hybrid Monte Carlo) method in order to find an optimum structure for the shortest transit time. A minimum base transit time($ au$b) of 0.21ps was obtainsed for HBT with the grading layer, which is parabolically graded from $x_f$=1.0 and xf=0.5 at the emitter-base interface. The minimum collector transit time($\tau$c) of 0.31ps was found when the collector was modified by inserting p-p-n layers, because p layer makes it possible to relax the electric field in the i-type collector layer, confining the electrons in the $\Gamma$-valley during transporting across the collector. Thus InAlGaAs/InGaAs HBT in combination with the emitter grading($x_f$=0.5) and the modified collector-III showed the transit times of 0.87 psec and the cut-off frequency (f$\tau$) of 183 GHz.

  • PDF

Hydrogen Gas Sensor Performance of a p-CuO/n-ZnO Thin-film Heterojunction (p-CuO/n-ZnO 이종접합 박막 구조의 수소 가스 특성 평가)

  • Yang, Yijun;Maeng, Bohee;Jung, Dong Geon;Lee, Junyeop;Kim, Yeongsam;An, Hee Kyung;Jung, Daewoong
    • Journal of Sensor Science and Technology
    • /
    • v.31 no.5
    • /
    • pp.337-342
    • /
    • 2022
  • Hydrogen (H2) gas is widely preferred for use as a renewable energy source owing to its characteristics such as environmental friendliness and a high energy density. However, H2 can easily reverse or explode due to minor external factors. Therefore, H2 gas monitoring is crucial, especially when the H2 concentration is close to the lower explosive limit. In this study, metal oxide materials and their p-n heterojunctions were synthesized by a hydrothermal-assisted dip-coating method. The synthesized thin films were used as sensing materials for H2 gas. When the H2 concentration was varied, all metal oxide materials exhibited different gas sensitivities. The performance of the metal oxide gas sensor was analyzed to identify parameters that could improve the performance, such as the choice of the metal oxide material, effect of the p-n heterojunctions, and operating temperature conditions of the gas sensor. The experimental results demonstrated that a CuO/ZnO gas sensor with a p-n heterojunction exhibited a high sensitivity and fast response time (134.9% and 8 s, respectively) to 5% H2 gas at an operating temperature of 300℃.

The efficiency charateristics of intrinsic layer thickness dependence for amorphous silicon single junction solar cells (Intrinsic layer 두께 가변에 따른 단일접합 비정질 박막 태양전지의 효율 특성 변화)

  • Yoon, Ki-Chan;Kim, Young-Kook;Heo, Jong-Kyu;Choi, Hyung-Wook;Yi, Young-Suk;Yi, Jun-Sin
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2009.06a
    • /
    • pp.80-82
    • /
    • 2009
  • The dependence of the efficiency characteristics of hydrogenated amorphous silicon single junction solar cells on the various intrinsic layer thickness has been investigate in the glass/$SnO_2$:F/p,i,n a-Si:H/Al type of amorphous silicon solar cells by cluster PECVD system. The open circuit voltage, short circuit current, fill factor and conversion efficiency have been measured under AM 1.5 condition. The result of the cell performance was improved about 8.2% due to an increase in the short circuit current.

  • PDF

비정질반도체 재료와 응용

  • 이정한
    • 전기의세계
    • /
    • v.24 no.6
    • /
    • pp.35-38
    • /
    • 1975
  • 금속과 원소반도체의 접촉으로 이루어진 점접촉트란지스터를 출발점으로 한 P-N접합트란지스터는 4반세기동안 반도체전자 소자의 중심이었다. 이와 같은 반도체소자는 단결정반도체의 특성을 이용한 것으로 그 제작에 있어 거의 완전에 가까운 결정구조와 극도의 화학적순수성이 요구되는 것이다. 이와 같은 요구조건은 접합형 반도체소자제작에 큰 제한을 주게 된다. Gunn Diode, Impatt Diode등으로 반도체소자는 Bulk형식의 것이 각광을 받게 되었으며 MOS형식의 FET에 이르러 신기원을 이루게 되었다. 이리하여 MOS기술은 Sapphire기반을 도입함으로써 SOS기법으로 발전을 거듭하게 되었다. 그러나 정질반도체의 이용이라는 근본적 개념에서는 이탈치못하고 있다. 이상과 같은 정질반도체소자에 대응하여 반대적 입장에서 불순물농도의 영향이 적은 비정질반도체의 연구가 70년이후 미국을 중심으로 활발하게 전개되고 있다. 그 연구 및 개발결과는 2년마다 이루어지는 액체비정질반도체국제회의에서 종합되고 있다. 이 분야에서의 연구는 1968년 Ovshinsky가 비산화물 Chalcogenide glass 비정질박막에서의 빠른 응답속도의 양극대칭성 Switching 현상 발견을 계기로 신국면을 개척하게 된 것이다. 이들 비정질반도체에 대한 물성론적 흥미와 응용면에 관한 기대로부터 전도기구의 해명과 응용회로의 개발연구가 급속히 진전되고 있다.

  • PDF

Characterization of Silicon Structures with pn-junctions Fabricated by Modified Direct Bonding Technique with Simultaneous Dopant Diffusion (불순물 확산을 동시에 수행하는 수정된 직접접합방법으로 제작된 pn 접합 실리콘소자의 특성)

  • Kim, Sang-Cheol;Kim, Eun-dong;Kim, Nam-kyun;Bahng, Wook;Kostina, L.S.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.828-831
    • /
    • 2001
  • A simple and versatile method of manufacturing semiconductor devices with pn-junctions used the silicon direct bonding technology with simultaneous impurity diffusion is suggested . Formation of p- or n- type layers was tried during the bonding procedure by attaching two wafers in the aqueous solutions of Al(NO$_3$)$_3$, Ga(NO$_3$)$_3$, HBO$_3$, or H$_3$PO$_4$. An essential improvement of bonding interface structural quality was detected and a model for the explanation is suggested. Diode, Dynistor, and BGGTO structures were fabricated and examined. Their switching characteristics are presented.

  • PDF