• Title/Summary/Keyword: p-MOS

Search Result 201, Processing Time 0.019 seconds

Properties of InP native oxide films prepared by rapid thermal oxidation method (급속열산화방법으로 형성된 InP 자연산화막의 특성)

  • 김선태;문동찬
    • Electrical & Electronic Materials
    • /
    • v.5 no.4
    • /
    • pp.385-392
    • /
    • 1992
  • 급속열산화방법으로 400-650.deg.C의 온도범위에서 10-600초 동안 n형 InP기판위에 InP자연산화막을 형성하고 산화막의 성장율, 성장기구와 화학적 구성성분 및 전기적 성질등을 조사하였다. InP자연산화막의 두께는 산화시간이 제곱근에 비례하였고 산화온도에 대하여 지수함수적으로 증가하였다. InP자연산화막은 320.deg.C의 온도에서 초기성장이 이루어지고 산소원자들이 InP내부로 확산되는 과정으로 형성되며 산화막 형성에 필요한 활성화에너지는 1.218eV이었다. InP 자연산화마그이 화학적성분은 In$_{2}$)$_{3}$, P$_{2}$O$_{5}$ 및 InPO$_{4}$의 산화물이 혼합하여 구성된다. Au/InP쇼트키다이오드와 InP자연산화막을 게이트절연물로 사용한 MOS 다이오드의 전기적 특성은 다이오드방정식에 따르는 전류-전압특성을 보였다.

  • PDF

Effects of Vth adjustment ion implantation on Switching Characteristics of MCT(MOS Controlled Thyristor) (문턱전압 조절 이온주입에 따른 MCT (MOS Controlled Thyristor)의 스위칭 특성 연구)

  • Park, Kun-Sik;Cho, Doohyung;Won, Jong-Il;Kwak, Changsub
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.5
    • /
    • pp.69-76
    • /
    • 2016
  • Current driving capability of MCT (MOS Controlled Thyristor) is determined by turn-off capability of conducting current, that is off-FET performance of MCT. On the other hand, having a good turn-on characteristics, including high peak anode current ($I_{peak}$) and rate of change of current (di/dt), is essential for pulsed power system which is one of major application field of MCTs. To satisfy above two requirements, careful control of on/off-FET performance is required. However, triple diffusion and several oxidation processes change surface doping profile and make it hard to control threshold voltage ($V_{th}$) of on/off-FET. In this paper, we have demonstrated the effect of $V_{th}$ adjustment ion implantation on the performance of MCT. The fabricated MCTs (active area = $0.465mm^2$) show forward voltage drop ($V_F$) of 1.25 V at $100A/cm^2$ and Ipeak of 290 A and di/dt of $5.8kA/{\mu}s$ at $V_A=800V$. While these characteristics are unaltered by $V_{th}$ adjustment ion implantation, the turn-off gate voltage is reduced from -3.5 V to -1.6 V for conducting current of $100A/cm^2$ when the $V_{th}$ adjustment ion implantation is carried out. This demonstrates that the current driving capability is enhanced without degradation of forward conduction and turn-on switching characteristics.

A Capacitance Deviation-to-Time Interval Converter Based on Ramp-Integration and Its Application to a Digital Humidity Controller (램프-적분을 이용한 용량치-시간차 변환기 및 디지털 습도 조절기에의 응용)

  • Park, Ji-Mann;Chung, Won-Sup
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.12
    • /
    • pp.70-78
    • /
    • 2000
  • A novel capacitance deviation-to-time interval converter based on ramp-integration is presented. It consists of two current mirrors, two schmitt triggers, and control digital circuits by the upper and lower sides, symmetrically. Total circuit has been with discrete components. The results show that the proposed converter has a linearity error of less than 1% at the time interval(pulse width) over a capacitance deviation from 295 pF to 375 pF. A capacitance deviation of 40pF and time interval of 0.2 ms was measured for sensor capacitance of 335 pF. Therefore, the high-resolution can be known by counting the fast and stable clock pulses gated into a counter for time interval. The application of a novel capacitance deviation-to time interval converter to a digital humidity controller is also presented. The presented circuit is insensitive to the capacitance difference in disregard of voltage source or temperature deviation. Besides the accuracy, it features the small MOS device count integrable onto a small chip area. The circuit is thus particularly suitable for the on-chip interface.

  • PDF

Conducting Polymer Material Characterization Using High Frequency Planar Transmission Line Measurement

  • Cho, Young-Seek;Franklin, Rhonda R.
    • Transactions on Electrical and Electronic Materials
    • /
    • v.13 no.5
    • /
    • pp.237-240
    • /
    • 2012
  • A conducting polymer, poly 3-hexylthiophene (P3HT) is characterized with the metal-insulator-semiconductor (MIS) measurement method and the high frequency planar circuit method. From the MIS measurement method, the relative dielectric constant of the P3HT film is estimated to be 4.4. For the high frequency planar circuit method, a coplanar waveguide is fabricated on the P3HT film. When applying +20 V to the CPW on P3HT film, the P3HT film is in accumulation mode and becomes lossy. The CPW on P3HT film is 1.5 dB lossier than the CPW on $SiO_2$ film without P3HT film at 50 GHz.

The characteristics of GaP oxide films by $H_2O_2$solution ($H_2O_2$용액에 의한 GaP 산화막의 특성)

  • 송필근;정희준;문동찬;김선태
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1999.05a
    • /
    • pp.477-480
    • /
    • 1999
  • III-V족 화합물 반도체인 p-CaP의 자연산화막윽 30% $H_2O$$_2$용액 내에서 화학적인 이온반응을 통한 전기분해의 원리를 이용한 양극산화방법으로 형성하여 그 성장률과 광학적성질을 조사하였다. GaP자연산화막의 형성은 산소의 확산과정으로 이루어지며, 양측산화 막의 두께는 산화시간과 인가전압에 대하 여 선형적으로 비례하여 증가하였다. 자연산화막의 표면은 전자현미경으로 산화막의 두게는 파장이 6328$\AA$인 Ellipsometer를 사용하여 측정하였다. 광학적 성질은 적외선 영역에서의 광흡수 특성은 퓨리에 적외선 분광기로 측정하였으며 XRD 로 전압과 시간에 따른 산화막에 조성과 결정면을 알아보았다. 산화막의 형성방법과 형성조건에 따른 GaP 자연산화막의 절연막으로 이용하여 산화막에 조성에 따른 MOS 다이오드로서의 이용 가능성을 조사하였다.

  • PDF

Development and Simulation Verification of Operation System for Mobile ESS Test Equipment (ESS 이동형 시험장비용 운영시스템의 개발과 모의검증)

  • Shin, Je-Seok;Han, Hyun-Gyu;Kim, Jin-Tae;Lee, Seung-Min;Park, Chan-Wook;Lim, Geon-Pyo
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.67 no.3
    • /
    • pp.168-174
    • /
    • 2018
  • The performance test for 376MW ESS for frequency regulation currently operating in 13 substations is conducted based on the test procedure in the first and second steps. In the first step, components of ESS is moved to the certification authority where the test equipment is located in order to be proceeded with the test. In the second step, the performance test is conducted manually for the ESS equipments installed on site using the movable measurement equipment, and thus it can only be performed on some limited test items and requires a lot of time and manpower. Therefore, mobile test equipment for ESS(MOTES) is being developed that can perform automatically more test items for ESS in the field using the MOTES, and reduce manpower and time. To do this, an algorithm and a prototype of the operating system(MOS) are also being developed that can control MOTES automatically. In this paper, a development of the MOS prototype is introduced and then a simulation is performed to verify the prototype and its algorithm before the field demonstration.

Progress in Novel Oxides for Gate Dielectrics and Surface Passivation of GaN/AlGaN Heterostructure Field Effect Transistors

  • Abernathy, C.R.;Gila, B.P.;Onstine, A.H.;Pearton, S.J.;Kim, Ji-Hyun;Luo, B.;Mehandru, R.;Ren, F.;Gillespie, J.K.;Fitch, R.C.;Seweel, J.;Dettmer, R.;Via, G.D.;Crespo, A.;Jenkins, T.J.;Irokawa, Y.
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.3 no.1
    • /
    • pp.13-20
    • /
    • 2003
  • Both MgO and $Sc_2O_3$ are shown to provide low interface state densities (in the $10^{11}{\;}eV^{-1}{\;}cm{\;}^{-2}$ range)on n-and p-GaN, making them useful for gate dielectrics for metal-oxide semiconductor(MOS) devices and also as surface passivation layers to mitigate current collapse in GaN/AlGaN high electron mobility transistors(HEMTs).Clear evidence of inversion has been demonstrated in gate-controlled MOS p-GaN diodes using both types of oxide. Charge pumping measurements on diodes undergoing a high temperature implant activation anneal show a total surface state density of $~3{\;}{\times}{\;}10^{12}{\;}cm^{-2}$. On HEMT structures, both oxides provide effective passivation of surface states and these devices show improved output power. The MgO/GaN structures are also found to be quite radiation-resistant, making them attractive for satellite and terrestrial communication systems requiring a high tolerance to high energy(40MeV) protons.

Heat Energy Diffusion Analysis in the Gas Sensor Body with the Variation of Drain-Source Electrode Distance (드레인-소스 전극 간극의 변화에 따른 Gas Sensor의 열에너지 확산 해석)

  • Jang, Kyung-Uk
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.30 no.9
    • /
    • pp.589-595
    • /
    • 2017
  • MOS-FET structured gas sensors were manufactured using MWCNTs for application as NOx gas sensors. As the gas sensors need to be heated to facilitate desorption of the gas molecules, heat dispersion plays a key role in boosting the degree of uniformity of molecular desorption. We report the desorption of gas molecules from the sensor at $150^{\circ}C$ for different sensor electrode gaps (30, 60, and $90{\mu}m$). The COMSOL analysis program was used to verify the process of heat dispersion. For heat analysis, structure of FET gas sensor modeling was proceeded. In addition, a property value of the material was used for two-dimensional modeling. To ascertain the degree of heat dispersion by FEM, the governing equations were presented as partial differential equations. The heat analysis revealed that although a large electrode gap is advantageous for effective gas adsorption, consideration of the heat dispersion gradient indicated that the optimal electrode gap for the sensor is $60{\mu}m$.

A Study on the 1,700 V Rated NPT Trench IGBT Analysis by PIN Diode - PNP Transistor Model (PIN 다이오드 - PNP 트랜지스터 결합모델에 의한 1,700 V급 NPT 트랜치 IGBT의 해석에 관한 연구)

  • Lee, Jong-Seok;Kyoung, Sin-Su;Kang, Ey-Goo;Sung, Man-Young
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.10
    • /
    • pp.889-895
    • /
    • 2008
  • This paper presents a comprehensive mathematical analysis and simulation of trench IGBT with the help of PIN-PNP combinational model. Since trench IGBT is characteristically influenced by PIN diode, it may be almost impossible to analyze the trench IGBT using PNP-MOS modeling methods, even PIN-MOS techniques which neglect the hole current components coming into p-base region. A new PIN-PNP complementary cooperational model is developed in order to make up the drawbacks of existing models. It would allow us to make qualitative analysis as well as simulation about switching and on-state characteristics of 1,700 V trench IGBT. Moreover, if we improve the PIN diode effects through the optimization of trench structure, trench IGBT is expected to be one of the most promising devices in the not only high-voltage but also high speed switching device field.

Reliability Analysis for Deuterium Incorporated Gate Oxide Film through Negative-bias Temperature Instability and Hot-carrier Injection (Negative-bias Temperature Instability 및 Hot-carrier Injection을 통한 중수소 주입된 게이트 산화막의 신뢰성 분석)

  • Lee, Jae-Sung
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.8
    • /
    • pp.687-694
    • /
    • 2008
  • This paper is focused on the improvement of MOS device reliability related to deuterium process. The injection of deuterium into the gate oxide film was achieved through two kind of method, high-pressure annealing and low-energy implantation at the back-end of line, for the purpose of the passivation of dangling bonds at $SiO_2/Si$ interface. Experimental results are presented for the degradation of 3-nm-thick gate oxide ($SiO_2$) under both negative-bias temperature instability (NBTI) and hot-carrier injection (HCI) stresses using P and NMOSFETs. Annealing process was rather difficult to control the concentration of deuterium. Because when the concentration of deuterium is redundant in gate oxide excess traps are generated and degrades the performance, we found annealing process did not show the improved characteristics in device reliability, compared to conventional process. However, deuterium ion implantation at the back-end process was effective method for the fabrication of the deuterated gate oxide. Device parameter variations under the electrical stresses depend on the deuterium concentration and are improved by low-energy deuterium implantation, compared to conventional process. Our result suggests the novel method to incorporate deuterium in the MOS structure for the reliability.