• Title/Summary/Keyword: output delay

Search Result 778, Processing Time 0.025 seconds

Performance and Emission Characteristics of a Diesel Engine Operated with Wood Pyrolysis Oil (목질 열분해유를 사용하는 디젤엔진의 성능 및 배기특성에 관한 연구)

  • Lee, Seok-Hwan;Park, Jun-Hyuk;Choi, Young;Woo, Se-Jong;Kang, Kern-Yong
    • Transactions of the Korean Society of Automotive Engineers
    • /
    • v.20 no.5
    • /
    • pp.102-112
    • /
    • 2012
  • The vast stores of biomass available in the worldwide have the potential to displace significant amounts of fuels that are currently derived from petroleum sources. Fast pyrolysis of biomass is one of possible paths by which we can convert biomass to higher value products. The wood pyrolysis oil (WPO), also known as the bio crude oil (BCO), have been regarded as an alternative fuel for petroleum fuels to be used in diesel engine. However, the use of BCO in a diesel engine requires modifications due to low energy density, high water contents, low acidity, and high viscosity of the BCO. One of the easiest way to adopt BCO to diesel engine without modifications is emulsification of BCO with diesel and bio diesel. In this study, a diesel engine operated with diesel, bio diesel (BD), BCO/diesel, BCO/bio diesel emulsions was experimentally investigated. Performance and gaseous & particle emission characteristics of a diesel engine fuelled by BCO emulsions were examined. Results showed that stable engine operation was possible with emulsions and engine output power was comparable to diesel and bio diesel operation. However, in case of BCO/diesel emulsion operation, THC & CO emissions were increased due to the increased ignition delay and poor spray atomization and NOx & Soot were decreased due to the water and oxygen in the fuel. Long term validation of adopting BCO in diesel engine is still needed because the oil is acid, with consequent problems of corrosion and clogging especially in the injection system.

Electrical modelling for thermal behavior and gas response of combustible catalytic sensor (접촉연소식 센서의 열 특성 및 가스반응의 모델링)

  • Lee, Sang-Mun;Song, Kap-Duk;Joo, Byung-Su;Lee, Yun-Su;Lee, Duk-Dong
    • Journal of Sensor Science and Technology
    • /
    • v.15 no.1
    • /
    • pp.34-39
    • /
    • 2006
  • This study provides the electrical model of combustible catalytic gas sensor. Physical characteristics such as thermal behavior, resistance change were included in this model. The finite element method analysis for sensor device structure showed that the thermal behavior of sensor is expressed in a simple electrical equivalent circuit that consists of a resistor, a capacitor and a current source. This thermal equivalent circuit interfaces with real electrical circuit using two parts. One is 'power to heat' converter. The other is temperature dependent variable resistor. These parts realized with the analog behavior devices of the SPICE library. The gas response tendency was represented from the mass transferring limitation theory and the combustion theory. In this model, Gas concentration that is expressed in voltage at the model, is converted to heat and is flowed to the thermal equivalent circuit. This model is tested in several circuit simulations. The resistance change of device, the delay time due to thermal capacity, the gas responses output voltage that are calculated from SPICE simulations correspond well to real results from measuring in electrical circuits. Also good simulation result can be produced in the more complicated circuit that includes amplifier, bios circiut, buffer part.

A Study on the Clustering Technique Associated with Statistical Term Relatedness in Information Retrieval (정보검색(情報檢索)에 있어서 용어(用語)의 통계적(統計的) 관련성(關聯性)을 응용(應用)한 클러스터링기법(技法))

  • Jeong, Jun-Min
    • Journal of Information Management
    • /
    • v.18 no.4
    • /
    • pp.98-117
    • /
    • 1985
  • At the present time, the role and importance of information retrieval has greatly increased for two main reasons: the coverage of the searchable collections is now extensive and collection size may exceed several million documents; further more, the search results can now be obtained more or less instantaneously using online procedures and computer terminal devices that provide interaction and communication between system and users. The large collection size make it plausible to the users that relevant information will in fact be retrieved as a result of a search operation, and the probability of obtaining the search output without delay creates a substantial user demand for the retrieval services.

  • PDF

Packet Error Rate Characteristics of an Optical Packet Switching Node with an Optical Packet Address Processor Using an EDFA Preamplifier (광 패킷 어드레스 처리기에 EDFA 전치 증폭기를 사용한 광 패킷 교환 노드의 패킷 오율 특성)

  • 윤찬호;백승환;신종덕
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.7
    • /
    • pp.1777-1784
    • /
    • 1998
  • The packet error rates of an optical packet switching node with an optical address processor using an EDFA in order to detect M-ary correlation pulses at a fiber-optical delay line matched filter output have been evaluated. Effects of A PIN diode NEP, the gain and noise figure of the EDFA, and the bandwidth of an optical filter on the packet error rate of the switching node have been compared. There is negligible error rate change depending upon the variation of the PIN diode NEP and the EDFA gain. If the bandwidth of the optical filter is below 10 times of the data rate, there is no appreciable effect on the error rate. If the noise figure of the EDFA increases, however, the power penalty increases as much as the noise figure increment at all the bit rates and for address code sets considered in this work.

  • PDF

A Study on the Construction of Parallel Multiplier over GF2m) (GF(2m) 상에서의 병렬 승산기 설계에 관한 연구)

  • Han, Sung-Il
    • Journal of the Korea Society of Computer and Information
    • /
    • v.17 no.3
    • /
    • pp.1-10
    • /
    • 2012
  • A low-complexity Multiplication over GF(2m) and multiplier circuit has been proposed by using cyclic-shift coefficients and the irreducible trinomial. The proposed circuit has the parallel input/output architecture and shows the lower-complexity than others with the characteristics of the cyclic-shift coefficients and the irreducible trinomial modular computation. The proposed multiplier is composed of $2m^2$ 2-input AND gates and m (m+2) 2-input XOR gates without the memories and switches. And the minimum propagation delay is $T_A+(2+{\lceil}log_2m{\rceil})T_X$. The Proposed circuit architecture is well suited to VLSI implementation because it is simple, regular and modular.

Non-contact Detection of Ultrasonic Waves Using Fiber Optic Sagnac Interferometer (광섬유 Sagnac 간섭계를 이용한 초음파의 비접촉식 감지)

  • Lee, Jeong-Ju;Jang, Tae-Seong;Lee, Seung-Seok;Kim, Yeong-Gil;Gwon, Il-Beom;Lee, Wang-Ju
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.25 no.9
    • /
    • pp.1400-1409
    • /
    • 2001
  • This paper describes a fiber optic sensor suitable for non-contact detection of ultrasonic waves. This sensor is based on a fiber optic Sagnac interferometer. Quadrature phase bias between two interfering laser beams in Sagnac loop is introduced by a polarization controller. A stable quadrature phase bias can be confirmed by observing the interferometer output versus phase bias. This method eliminates a digital signal processing for detection of ultrasonic waves using Sagnac interferometer. Interference intensity is affected by the frequency of ultrasonic waves and the time delay of Sagnac loop. Collimator is attached to the end of the probing fiber to focus the light beam onto the specimen surface and to collect the reflected light back into the fiber probe. Ultrasonic waves produced by conventional ultrasonic transducers are detected. This fiber optic sensor based on Sagnac interferometer is very effective for detection of small displacement with high frequency such as ultrasonic waves used in conventional non-destructive testing.

Digital Modeling of a Time delayed Continuous-Time System (시간 지연 연속 시간 시스템의 디지털 모델링)

  • Park, Jong-Jin;Choi, Gyoo-Seok;Park, In-Ku;Kang, Jeong-Jin
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.12 no.1
    • /
    • pp.211-216
    • /
    • 2012
  • Control Theory for continuous-time system has been well developed. Due to the development of computer technology, digital control scheme are employed in many areas. When delays are in control systems, it is hard to control the system efficiently. Delays by controller-to-actuator and sensor-to-controller deteriorate control performance and could possibly destabilize the overall system. In this paper, a new approximated discretization method and digital design for control systems with multiple state, input and output delays and a generalized bilinear transformation method with a tunable parameter are also provided, which can re-transform the integer time-delayed discrete-time model to its continuous-time model. Illustrative example is given to demonstrate the effectiveness of the developed method.

A 3-5GHz frequency band Programmable Impulse Radio UWB Transmitter (3-5 GHz 대역 중심 주파수 변환이 가능한 프로그래머블 임펄스 래디오 송신기)

  • Han, Hong-Gul;Kim, Tae-Wook
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.49 no.6
    • /
    • pp.35-40
    • /
    • 2012
  • This paper has proposed a 3~5 GHz IR-UWB low power transmitter for range detection application. Proposed transmitter which has been implemented in a $0.13{\mu}m$ CMOS technology is all digital circuit that consist of simple digital logic. this feature insure low complexity and low power consumption. In addition, center frequency can be changed by adopting voltage controlled delay cell for avoiding existing another radio frequency in UWB low band. Proposed circuit consume only 10pJ/b from 1.2 V supply voltage. The simulation results show 3.3~4.3 GHz center frequency controllability, -51 dBm/MHz maximum output power and is satisfied with FCC regulation.

Phase Tracking Settling Time and BER Performance Evaluation in the Digital Retrodirective Array Antenna System (디지털 역지향성 배열 안테나 시스템에서 위상 추적 Settling 시간과 BER 성능 평가)

  • Kim, So-Ra;Lee, Seung Hwan;Shin, Dong Jin;Ryu, Heung-Gyoon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.24 no.1
    • /
    • pp.55-63
    • /
    • 2013
  • Digital retrodirective antenna system is easy to modify and upgrade because it can control the phase information of the output signal toward opposite direction to input signal without a priori knowledge of the arrival direction. Due to this advantage, it is possible to do fast beam tracking. Especially, we need to design the digital PLL performance for the digital retrodirective array antenna system. So, in this paper the settling time of phase estimator and BER performance of retrodirective antenna system are investigated according to design of filter in digital PLL. When QAM signal is used for 1 Mbps with $30^{\circ}$ of phase delay, simulation results show that digital phase conjugation technique has better BER performance by about 1 dB than non-phase conjugation system when digital filter is stable. If not, the system can't estimate the exact phase because of oscillation of filter.

Construction of High-Speed Parallel Multiplier on Finite Fields GF(3m) (유한체 GF(3m)상의 고속 병렬 승산기의 구성)

  • Choi, Yong-Seok;Park, Seung-Yong;Seong, Hyeon-Kyeong
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.3
    • /
    • pp.510-520
    • /
    • 2011
  • In this paper, we propose a new multiplication algorithm for primitive polynomial with all 1 of coefficient in case that m is odd and even on finite fields $GF(3^m)$, and compose the multiplier with parallel input-output module structure using the presented multiplication algorithm. The proposed multiplier is designed $(m+1)^2$ same basic cells that have a mod(3) addition gate and a mod(3) multiplication gate. Since the basic cells have no a latch circuit, the multiplicative circuit is very simple and is short the delay time $T_A+T_X$ per cell unit. The proposed multiplier is easy to extend the circuit with large m having regularity and modularity by cell array, and is suitable to the implementation of VLSI circuit.