1 |
N. Iliev, J. E. Stine and N. Jachimiec, " Parallel Programmable Finite Field Multiplier," in Proc. IEEE Int. Symp. VLSI Emerging Trends in VLSI Systems Design, Sept. 2004.
|
2 |
H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yaeh and I. S. Reed, "A VLSI Design of a Pipelining Reed-Solomon Decoder," IEEE Trans. Computers, vol. C-34, pp. 393-403, May. 1985.
DOI
ScienceOn
|
3 |
C. C. Wang, T. K. Truong, H. M. Shao, L. J. Deutsch, J. K. Omuro, and I. S. Reed, "VLSI Architecture for Computing Multiplications and Inverses in ," IEEE Trans. Computers, vol. C-34, pp. 707-717, Aug. 1985.
|
4 |
P. E. Scott, S. E. Tavares, L. E. Peppard, "A Fast VLSI Multiplier for ," IEEE Journal Selected Areas in Comunications, SAL-4, no. 1, pp. 62-65, Jan. 1986.
|
5 |
A. Halbutogullari and C. K. Koc, "Mastrovito Multiplier for General Irreducible Polynomials," IEEE Trans. Computers, vol. 49, no. 5, pp. 503-518, May 2000.
DOI
ScienceOn
|
6 |
C. Y. Lee, E.H. Lu, and J. Y. Lee, "Bit Parallel Systolic Multipliers for Fields Defined by All-One and Equally Spaced Polynomials," IEEE Trans. Computers, vol. 50, no. 5, pp. 385-392, May 2001.
DOI
ScienceOn
|
7 |
C. S. Yeh, I. S. Reed, and T. K. Truong, "Systolic Multipliers for Finite Fields ," IEEE Trans. Computers, vol. 33, no. 4, pp. 357-360, Apr. 1984.
|
8 |
T, Itoh and S. Tsujii, "Structure of Parallel Multipliers for a Class of Fields ," Inform. Comp., vol. 83, pp. 21-40, 1989.
DOI
|
9 |
C. L. Wang and J. L. Lin, "Systolic Array Implementation of Multipliers for Finite Fields ," IEEE Trans. Circuits and Systems, vol. 38, no. 7, July 1991.
|
10 |
S. W. Wei, "A Systolic Power-Sum Circuit for ," IEEE Trans. Computers, vol. 43, no. 2, pp. 226-229, Feb. 1994.
DOI
ScienceOn
|