• Current Photovoltaic Research
• /
• v.12 no.3
• /
• pp.55-60
• /
• 2024

This study explored the effect of double-stacked SiO_X/SiN_X layers on the passivation quality of n-type bifacial crystalline Si solar cells. SiO_X layers were deposited via PECVD under various conditions on n-type silicon wafers with a boron emitter. These layers were capped with SiN_X and thermally treated to optimize the passivation. The optimal conditions resulted in a minority-carrier lifetime of 268 μsec and an implied V_OC of 692 mV. The optimized SiO_X layer had a low interface defect density and high fixed negative charge. When applied to n-type solar cells, the SiO_X/SiN_X stack improved the performance, achieving a V_OC of 646 mV, J_SC of 39.3 mA/cm², FF of 78.06%, and efficiency of 19.82%, demonstrating the potential for higher efficiency in n-type silicon solar cells.

• Journal of IKEEE
• /
• v.17 no.2
• /
• pp.182-188
• /
• 2013

Using a ceramic target ZnO:In with In doping concentration of 2%, hetero-junctions of n-ZnO:In/p-Si and p-ZnO:(In, N)/n-Si were fabricated by depositing Indium doped n - type ZnO (ZnO:In or IZO) and Indium-nitrogen co-doped p - type ZnO (ZnO:(In, N)) films on wafers of p-Si (100) and n-Si (100) by DC magnetron sputtering, respectively. These films with the best electrical and optical properties were then obtained. The micro-structural, optical and electrical properties of the n-type and p-type semiconductor thinfilms were characterized by X-ray diffraction (XRD), RBS, UV-vis; four-point probe resistance and room-temperature Hall effect measurements, respectively. Typical rectifying behaviors of p-n junction were observed by the current-voltage (I-V) measurement. It shows fairly good rectifying behavior with the fact that the ideality factor and the saturation current of diode are n=11.5, Is=1.5108.10-7 (A) for n-ZnO:In/p-Si hetero-jucntion; n=10.14, Is=3.2689.10-5 (A) for p-ZnO:(In, N)/n-Si, respectively. These results demonstrated the formation of a diode between n-type thin film and p-Si, as well as between p-type thin film and n-Si..

• Journal of the Korean Physical Society
• /
• v.73 no.12
• /
• pp.1895-1898
• /
• 2018

The mechanical properties of Al, Ti, Fe, and Cu metals p-type Si, and n-type Si were investigated by using coincidence Doppler broadening (CDB) positron annihilation spectroscopy. The samples in this experiment were irradiated by using X-rays at generating powers for up to 9 kW. The data taken after the irradiation showed all the characteristic features predicted from defects with vacancies. The S parameter values of the metals were generally less than those of semiconductors such as p-type Si and n-type Si. The relationship between n-type Si and p-type Si were more affected when n-type Si rather than p-type Si was irradiated with X-rays.

• Journal of Sensor Science and Technology
• /
• v.16 no.4
• /
• pp.259-262
• /
• 2007

This paper describes the electrical characteristics of polycrystalline (poly) 3C-SiC thin film diodes, in which poly 3C-SiC thin films on n-type and p-type Si wafers, respectively, were deposited by APCVD using HMDS, $H_{2}$, and Ar gas at $1150^{\circ}C$ for 3 hr. The schottky diode with Au/poly 3C-SiC/Si (n-type) structure was fabricated. Its threshold voltage ($V_{bi}$), breakdown voltage, thickness of depletion layer, and doping concentration ($N_{D}$) value were measured as 0.84 V, over 140 V, 61 nm, and $2.7{\times}10^{19}cm^{-3}$, respectively. Moreover, for the good ohmic contact, Al/poly 3C-SiC/Si (n-type) structure was annealed at 300, 400, and $500^{\circ}C$, respectively for 30 min under the vacuum condition of $5.0{\times}10^{-6}$ Torr. Finally, the p-n junction diodes fabricated on the poly 3C-Si/Si (p-type) were obtained like characteristics of single 3CSiC p-n junction diode. Therefore, poly 3C-SiC thin film diodes will be suitable for microsensors in conjunction with Si fabrication technology.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.5 no.2
• /
• pp.136-147
• /
• 2005

A theoretical design evaluation based on a hydrodynamic transport simulation of strained Si-SiGe on insulator (SSOI) type nMOSFETs is reported. Although, the net performance improvement is quite limited by the short channel effects, simulation results clearly show that the strained Si-SiGe type nMOSFETs are well-suited for gate lengths down to 20 nm. Simulation results show that the improvement in the transconductance with decreasing gate length is limited by the long-range Coulomb scattering. An influence of lateral and vertical diffusion of shallow dopants in the source/drain extension regions on the device performance (i.e., threshold voltage shift, subthreshold slope, current drivability and transconductance) is quantitatively assessed. An optimum layer thickness ($t_{si}$ of 5 and $t_{sg}$ of 10 nm) with shallow Junction depth (5-10 nm) and controlled lateral diffusion with steep doping gradient is needed to realize the sub-50 nm gate strained Si-SiGe type nMOSFETs.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2007.06a
• /
• pp.348-349
• /
• 2007

This paper describes the electrical characteristics of polycrystalline (poly) 3C-SiC thin film diodes, in which poly 3C-SiC thin films on n-type and p-type Si wafers, respectively, were deposited by APCVD using HMDS, Hz, and Ar gas at $1180^{\circ}C$ for 3 hr. The schottky diode with Au/poly 3C-SiC/Si(n-type) structure was fabricated. Its threshold voltage ($V_d$), breakdown voltage, thickness of depletion layer, and doping concentration ($N_D$) values were measured as 0.84 V, over 140 V, 61nm, and $2.7\;{\times}\;10^{19}\;cm^3$, respectively. The p-n junction diodes fabricated on the poly 3C-SiC/Si(p-type) were obtained like characteristics of single 3C-SiC p-n junction diodes. Therefore, poly 3C-SiC thin film diodes will be suitable microsensors in conjunction with Si fabrication technology.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.9 no.1
• /
• pp.39-42
• /
• 1999

Nitrogen-doped SiC(3C) (N-SiC(3C)) epliayers were grown on Si(111) substrate at $1250^{\circ}C$ using chemical vapor deposition (CVD) technique by pyrolyzing tetramethylsilane(TMS) in $H_{2}$ carrier gas. SiC(3C) layer was doped using $NH_{3}$ during the CVD growth to be n-type conduction. Physical properties of N-SiC(3C) were investigated by Fourier transform infrared (FTIR) spectroscopy, X-ray diffraction (XRD) patterns, Raman spectroscopy, cross-sectional transmission electron microscopy (XTEM), Hall measurement, and current-voltage(I-V) characteristcs of the N-SiC(3C)/Si(p) diode. N-SiC(3C) layers exhibited n-type conductivity. The n-type doping of SiC(3C) could be controlled by nitrogen dopant using $NH_{3}$ at low temperature.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.30 no.3
• /
• pp.139-143
• /
• 2017

N-type crystalline silicon solar cells have high metal impurity tolerance and higher minority carrier lifetime that increases conversion efficiency. However, junction quality between the boron diffused layer and the n-type substrate is more important for increased efficiency. In this paper, the current status and prospects for boron diffused layers in N-type crystalline silicon solar cell applications are described. Boron diffused layer formation methods (thermal diffusion and co-diffusion using $a-SiO_X:B$), boron rich layer (BRL) and boron silicate glass (BSG) reactions, and analysis of the effects to improve junction characteristics are discussed. In-situ oxidation is performed to remove the boron rich layer. The oxidation process after diffusion shows a lower B-O peak than before the Oxidation process was changed into $SiO_2$ phase by FTIR and BRL. The $a-SiO_X:B$ layer is deposited by PECVD using $SiH_4$, $B_2H_6$, $H_2$, $CO_2$ gases in N-type wafer and annealed by thermal tube furnace for performing the P+ layer. MCLT (minority carrier lifetime) is improved by increasing $SiH_4$ and $B_2H_6$. When $a-SiO_X:B$ is removed, the Si-O peak decreases and the B-H peak declines a little, but MCLT is improved by hydrogen passivated inactive boron atoms. In this paper, we focused on the boron emitter for N-type crystalline solar cells.

• Journal of Powder Materials
• /
• v.8 no.3
• /
• pp.210-213
• /
• 2001

$Si_3N_4$/TiN nano/nano-type composites were successfully fabricated by the combination of a mechano-chemical grinding (MCG) method and a short time sintering process, and their wear resistance was evaluated. Powder mixtures of $\alpha-Si_3N_4$and Ti were prepared using mechano-chemical grinding process and the resulting nanocomposite powder mixtures were consolidated using pulsed electric current sintering (PECS). TEM observation showed that the nano/nano-type composites consisted of homogeneous and very fine matrix grains with the size less than 100 nm. The obtained $Si_3N_4$-based nano/nano-type showed high wear resistance and electric discharge machinability.

• Current Applied Physics
• /
• v.18 no.12
• /
• pp.1546-1552
• /
• 2018

The polymer nanocomposite as a gate dielectric film was prepared via sol-gel method. The formation of crosslinked structure among nanofillers and polymer matrix was proved by Fourier transform infrared spectroscopy (FT-IR). Differential thermal analysis (DTA) results showed significant increase in the thermal stability of the nanocomposite with respect to that of pure polymer. The nanocomposite films deposited on the p- and n-type Si substrates formed very smooth surface with rms roughness of 0.045 and 0.058 nm respectively. Deconvoluted $Si_{2s}$ spectra revealed the domination of the Si-OH hydrogen bonds and Si-O-Si covalence bonds in the structure of the nanocomposite film deposited on the p- and n-type Si semiconductor layers respectively. The fabricated n-channel field-effect-transistor (FET) showed the low threshold voltage and leakage currents because of the stronger connection between the nanocomposite and n-type Si substrate. Whereas, dominated hydroxyl groups in the nanocomposite dielectric film deposited on the p-type Si substrate increased trap states in the interface, led to the drop of FET operation.