• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1998년도 하계학술대회 논문집 F
• /
• pp.1963-1965
• /
• 1998

In this paper, a new simplified configuration for a multi-level PWM inverter is proposed. The proposed inverter consists of an auxiliary circuit with one switching device, and 3 phase full-bridge inverter. The proposed inverter, in spite of reduction of the switching devices, offers characteristics similar to the NPC(Neutral - point - clamped)- PWM inverter. Also, since the reduction of the switching devices, the control strategy is simplified. And switching loss is reduced. In addition to, it is possible that reliable DC level voltage than former multi-level inverter. And load power application is same to conventional NPC-PWM inverter. The performance of the system is verified by simulation. In this paper, show the simulation result of the single phase full bridge inverter application.

• Journal of international Conference on Electrical Machines and Systems
• /
• 제1권3호
• /
• pp.366-371
• /
• 2012

In this paper, we propose an electric circuit using one common-arm of H-Bridge inverters to reduce the number of switching components in the multi-level inverter combined with H-Bridge inverters and transformers. And furthermore, we suggested a new multi-level PWM inverter using PWM level to reduce THD (Total Harmonic Distortion). We use a phase-shift switching method that has the same rate of usage at each transformer. Also, we test the proposed prototype 9-level inverter to clarify the proposed electric circuit and reasonableness of the control signal for the proposed multi-level PWM inverter.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제54권4호
• /
• pp.195-200
• /
• 2005

In this paper, we proposed the electric circuit using one common arm of H-Bridge Inverters to reduce the number of switching component in multi-level inverter combined with H-Bridge Inverters and Transformers. and furthermore we suggested the new multi-level PWM inverter using PWM level to reduce THD(Total Harmonic Distortion). and we used the switching method that can be same rate of usage at each transformer. Also, we tested the proposed prototype 9-level inverter to clarify the proposed electric circuit and reasonableness of control signal for the proposed multi-level PWM inverter.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2005년도 제36회 하계학술대회 논문집 B
• /
• pp.1477-1479
• /
• 2005

In this paper, we proposed the electric circuit using one common arm of H-Bridge inverters to reduce the number of switching component in multi-level inverter combined with H-Bridge Inverters and Transformers. and furthermore we suggested the new multi-level PWM inverter using PWM level to reduce THD(Total Harmonic Distortion) and we used the switching method that can be same rate of usage at each transformer. Also, we tested the proposed prototype 15-level inverter to clarify the proposed electric circuit and reasonableness of control signal for the proposed multi-level PWM inverter.

• 전력전자학회논문지
• /
• 제7권2호
• /
• pp.111-120
• /
• 2002

멀티레벨 인버터 시스템은 낮은 고조파 성분과 높은 전력이 요구되는 분야에 매우 효율적인 시스템이다. 멀티레벨 인버터 시스템의 경우에 스위치 소자의 손실은 기존의 방법으로는 해석 할 수 없다. 그 이유는 각 스위치 소자의 손실이 2-레벨과는 다르게 서로 같지 않기 때문이다. 본 논문에서는 멀티레벨 인버터 시스템에 대한 전도 손실과 스위칭 손실의 간단하고 정확한 방법을 제안하였다. 제안된 방법의 타당함은 3-레벨과 4-레벨 다이오드 클램프드 인버터 시스템에 대해 증명하였다.

• Journal of Power Electronics
• /
• 제9권4호
• /
• pp.593-603
• /
• 2009

This paper proposes and describes the design and operational principles of a three-phase three-level nine switch voltage source inverter. The proposed topology consists of three bi-directional switches inserted between the source and the full-bridge power switches of the classical three-phase inverter. As a result, a three-level output voltage waveform and a significant suppression of load harmonics contents are obtained at the inverter output. The harmonics content of the proposed multilevel inverter can be reduced by half compared with two-level inverters. A Fourier analysis of the output waveform is performed and the design is optimized to obtain the minimum total harmonic distortion. The full-bridge power switches of the classical three-phase inverter operate at the line frequency of 50Hz, while the auxiliary circuit switches operate at twice the line frequency. To validate the proposed topology, both simulation and analysis have been performed. In addition, a prototype has been designed, implemented and tested. Selected simulation and experimental results have been provided.

• 전력전자학회논문지
• /
• 제16권3호
• /
• pp.283-292
• /
• 2011

본 논문에서는 기존의 멀티레벨 인버터와는 달리 DC링크단에 스위치를 설치함으로써 성능을 향상시킨 새로운 형태의 H-브리지 멀티레벨 인버터를 제안한다. 제안된 방식은 계통 연계형 단상 멀티레벨 인버터로서 기존의 단상인버터에 비하여 출력 전압 파형이 정현파에 가깝고, 고압 대용량 시스템용 멀티레벨 인버터로의 확장도 용이할 뿐만 아니라 직렬연결을 통하여 간단히 전압레벨을 확장할 수 있다는 장점을 갖는다. 동일한 5레벨의 경우 기존의 H-브리지 직렬형이나 NPC형 멀티레벨 인버터는 가제어 스위치가 8개 사용되는 반면에 제안한 멀티레벨 인버터는 가제어 스위치가 6개 사용되기 때문에 회로 구성이 간단하여 신뢰도가 높고 경제적인 구현이 가능하고 스위칭 손실이 줄어서 효율이 향상되는 특징이 있다. POD 변조기법을 기반으로 하여 반송파 신호 하나만을 사용하는 새로운 PWM 방법을 제시하였으며 DC링크 커패시터 전압의 균형을 위한 스위칭 시퀀스에 대해서도 검토하였다. 제안된 토폴로지의 타당성을 시뮬레이션과 실험을 통하여 확인하였다.

• 전력전자학회논문지
• /
• 제11권3호
• /
• pp.239-246
• /
• 2006

본 논문에서는 스텝 펄스형의 멀티레벨 인버터에 적용하기 위한 새로운 사인파 변조기법을 제안하고자 한다. 제안된 변조기법은 레벨수의 증가에 무관하게 스위칭 각의 계산이 쉽고, 각각의 스텝에서 이상적인 정현파와 수학적으로 동일한 실효치를 출력하도록 설계되었으며, 높은 출력레벨의 스텝펄스형 멀티레벨 인버터에서 정현파를 근사적으로 추종하는 파형을 생성할 수 있다. 본 논문에서는 셀 전압비를 이용하여 출력 레벨을 확장한 3셀 구조의 13레벨 케스케이드 H-브리지형 멀티레벨 인버터에 대하여 제안된 변조기법을 적용하였으며 시뮬레이션 및 실험을 통하여 확인하였다.

• Journal of Power Electronics
• /
• 제8권2호
• /
• pp.171-180
• /
• 2008

One of the major problems in electric power quality is the harmonic contents. There are several methods of indicating the quantity of harmonic contents. The most widely used measure is the total harmonic distortion (THD). Various switching techniques have been used in static converters to reduce the output harmonic content. This paper presents and compares the two harmonic optimization techniques, known as optimal minimization of the total harmonic distortion (OMTHD) technique and optimized harmonic stepped-waveform (OHSW) technique used in multi-level inverters with unequal dc sources. Both techniques are very effective and efficient for improving the quality of the inverter output voltage. First, we describe briefly the cascaded H-bridge multi-level inverter structure. Then, we present the switching algorithm for the inverter based on OHSW and OMTHD techniques. Finally, the results obtained for the two techniques are analyzed and compared. The results verify the effectiveness of the both techniques in multi-level voltage-source inverter with non-equal dc sources, clarifying the advantages of each technique.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2012년도 전력전자학술대회 논문집
• /
• pp.313-314
• /
• 2012

In this paper presents study of T-Type multi level inverter for utility interactive photo voltaic inverter. In order to increase efficiency and performance of utility interactive photo voltaic (UIPV) system, we propose multi level PCS topology, such as T-type inverter. The control algorithm for utility interactive inverter is implemented by simulation and experimentation, which includes dc-bus and midpoint voltage controller, ac-grid current controller and PLL algorithm.