• Title/Summary/Keyword: modular technique

Search Result 125, Processing Time 0.042 seconds

Search Technique for the Design of Cost Effective Fault Tolerant Systems (효율적인 결함허용 시스템 설계를 위한 탐색기법)

  • 이효순;신현식
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2000.04a
    • /
    • pp.6-8
    • /
    • 2000
  • 결함허용 시스템은 다양한 형태의 중복을 사용하여 신뢰도를 향상시킬 수 있는 반면, 시스템의 비용을 크게 증가시킨다. 본 논문은 만족스러운 신뢰도를 갖추면서 추가 비용을 적게 요구하는 결함허용 컴퓨터 시스템의 구조를 결정하기 위한 설계 문제를 정의하고 탐색에 기반을 둔 해결법을 제안한다. 이 때, 탐색 기법이 방문하는 탐색 공간의 크기를 줄이기 위하여 사용되는 세 가지의 유용한 사실을 설명한다. 이를 바탕으로 삼중 모듈 중복(TMR: Triple-Modular-Redundancy), 백업 예비(backup sparing), 그리고 혼합 중복(hybride redundancy) 기법과 같은 결함허용 기법들이 시스템 구조에 적용되었을 때, 탐색 공간을 줄이는 용도로 사용될 수 있는 신뢰도 제약조건을 유도해낸다.

  • PDF

Development of a Height Adjustment Method of Prefabricated Individual Footing for the Leveling of Unit Modular Structural System (유닛모듈러 건축구조물의 수평 정밀도 확보를 위한 Pre-Fab 독립기초 높이조절 공법 개발)

  • Jun, Young-hun;Kim, Kyoon-Tai;Chae, Myung-Jin
    • Journal of the Korea Institute of Building Construction
    • /
    • v.15 no.6
    • /
    • pp.631-639
    • /
    • 2015
  • In the unit modular construction, the unit module prefabricated in a factory with a high level of accuracy does not fit completely onto the ground-joint junction due to the low accuracy of the ground work. This difference in the level of accuracy can cause diverse problems, such as twisting the upper unit modules and loosening the connection between the module and the footing. On this background, the aim of this study is to develop a technique for adjusting the height of the prefabricated individual footing. To accomplish the aim, a height adjustment method using bolts and nuts is proposed, and a shop drawing and the construction sequence are also presented in this study. The structural safety is verified through a structure simulation. In the future, research will be conducted on a mock-up test of the height adjustment method developed in this study, and an analysis of economic feasibility will be performed in order to verify its constructability and usability.

Implementation of the Traffic Control System based Low Cost Dual Modular Redundancy (저비용 이중화 시스템 기반 교통신호제어 (시스템) 구현)

  • Lee, Dong-Woo;Na, Jong-Whoa;Kim, Nam-Sun
    • Journal of Advanced Navigation Technology
    • /
    • v.21 no.5
    • /
    • pp.491-500
    • /
    • 2017
  • This paper investigates a low cost dual modular redundancy system based on heartbeat which can be applied to traffic control signal system. Failure of the traffic control signal system can cause traffic confusion and traffic accidents. Therefore safety and reliability of traffic control should be secured using fault tolerance technology. To do this, we configured a redundant board using the open source hardware and the heartbeat technique of Linux HA. The function of the traffic signal control system was verified and the fault recovery time was measured using fault injection test. As a result of the test, the fault recovery time was confirmed to be less than 9 seconds on average, confirming that the reliability target time is satisfied. Based on the results of this study, it is expected that it can be applied to fields requiring high reliability systems such as aviation, space, and nuclear power embedded systems.

A modular function decomposition of multiple-valued logic functions using code assignment (코드할당에 의한 다치논리함수의 모듈러 함수분해에 관한 연구)

  • 최재석;박춘명;성형경;박승용;김형수
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.35C no.7
    • /
    • pp.78-91
    • /
    • 1998
  • This paper presents modular design techniques of multiple-valued logic functions about the function decomposition method and input variable management method. The function decomposition method takes avantage of the property of the column multiplicity in a single-column variable partitioning. Due to the increased number of identical modules, we can achieve a simpler circuit design by using a single T-gate, which can eliminate some of the control functions in the module libraty types. The input variable management method is to reduce the complexity of the input variables by proposing the look up table which assign input variables to a code. In this case as the number of sub-functions increase the code-length and the size of the code-assignment table grow. We identify some situations where shard input variables among sub-functions can be further reduced by a simplicication technique. According to the result of adapting this method to a function, we have demonstrated the superiority of the proposed methods which is bing decreased to about 12% of interconnection and about 16% of T-gate numbers compare with th eexisting for th enon-symmetric and irregular function realization.

  • PDF

Analysis and Control of a Modular MV-to-LV Rectifier based on a Cascaded Multilevel Converter

  • Iman-Eini, Hossein;Farhangi, Shahrokh;Khakbazan-Fard, Mahboubeh;Schanen, Jean-Luc
    • Journal of Power Electronics
    • /
    • v.9 no.2
    • /
    • pp.133-145
    • /
    • 2009
  • In this paper a modular high performance MV-to-LV rectifier based on a cascaded H-bridge rectifier is presented. The proposed rectifier can directly connect to the medium voltage levels and provide a low-voltage and highly-stable DC interface with the consumer applications. The input stage eliminates the necessity for heavy and bulky step-down transformers. It corrects the input power factor and maintains the voltage balance among the individual DC buses. The second stage includes the high frequency parallel-output DC/DC converters which prepares the galvanic isolation, regulates the output voltage, and attenuates the low frequency voltage ripple ($2f_{line}$) generated by the first stage. The parallel-output converters can work in interleaving mode and the active load-current sharing technique is utilized to balance the load power among them. The detailed analysis for modeling and control of the proposed structure is presented. The validity and performance of the proposed topology is verified by simulation and experimental results.

A Study on the Design of Adaptive Nonlinear Controller using Backstepping Technique (백스테핑 기법을 이용한 적응 비선형 제어기 설계에 관한 연구)

  • Kim, Min-Soo;Hyun, Keun-Ho;Lee, Hyung-Chan;Yang, Hai-Won
    • Proceedings of the KIEE Conference
    • /
    • 1998.07b
    • /
    • pp.588-591
    • /
    • 1998
  • In this paper, we present a robust adaptive backstepping output feedback controller for nonlinear systems perturbed by unmodelled dynamics and disturbances. Especially, backstepping technique with modular approach is used to separately design controller and identifier. The design of identifier is based on the observer-based scheme which possesses a strict passivity property of observer error system. We will use Switching-${\sigma}$ modification at the update law and the modified control law to attenuate the effects of undodelled dynamics and disturbances for nonlinear systems.

  • PDF

A Modeling Technique for Performance Evaluation of Asynchronous TMR Controller (비동기 3중화 제어기의 성능분석을 위한 모델링 기법)

  • Kim, Seog-Joo;Kwon, Soon-Man;Kim, Jong-Moon;Kim, Kook-Hun
    • Proceedings of the KIEE Conference
    • /
    • 2000.07d
    • /
    • pp.2684-2686
    • /
    • 2000
  • This paper describes a preliminary study on a modeling technique for control performance evaluation of asynchronous TMR(Triple Modular Redundancy) controller. Hybrid system modeling is applied to TMR controller performance evaluation and mixed logical dynamical system description is used to model the behavior of majority voter in the controller. Windup and bumpless transfer problems in redundancy controls are also mentioned.

  • PDF

A GHz-Level RSFQ Clock Distribution Technique with Bias Current Control in JTLs

  • Cho W.;Lim J.H.;Moon G.
    • Progress in Superconductivity and Cryogenics
    • /
    • v.8 no.2
    • /
    • pp.17-19
    • /
    • 2006
  • A novel clock distribution technique for pipelined-RSFQ logics using variable Bias Currents of JTLs as delay-medium is newly proposed. RSFQ logics consist of several logic gates or blocks connected in a pipeline structure. And each block has variable delay difference. In the structure, this clock distribution method generates a set of clock signals for each logic blocks with suitable corresponding delays. These delays, in the order of few to tens of pS, can be adjusted through controlling bias current of JTL of delay medium. While delays with resistor value and JJ size are fixed at fabrication stage, delay through bias current can be controlled externally, and thus, is heavily investigated for its range as well as correct operation within current margin. Possible ways of a standard delay library with modular structure are sought for further modularizing Pipelined-RSFQ applications. Simulations and verifications are done through WRSpice with Hypres 3-um process parameters.

Implementation of Main Computation Board for Safety Improvement of railway system (철도시스템의 안전성 향상을 위한 주연산보드 구현)

  • Park, Joo-Yul;Kim, Hyo-Sang;Lee, Joon-Hwan;Kim, Bong-Taek;Chung, Ki-Seok
    • Proceedings of the KSR Conference
    • /
    • 2011.05a
    • /
    • pp.1195-1201
    • /
    • 2011
  • Since the release of safety standard IEC 61508 which defines functional safety of electronic safety-related systems, SIL(Safety Integrity Level) certification for railway systems has gained lots of attention lately. In this paper, we propose a new design technique of the computer board for train control systems with high reliability and safety. The board is designed with TMR(Triple Modular Redundancy) using a certified SIL3 Texas Instrument(TI)'s TMS570 MCU(Micro-Controller Unit) to guarantee safety and reliability. TMR for the control device is implemented on FPGA(Field Programmable Gate Array) which integrates a comparator, a CAN(Controller Area Network) communication module, built-in self-error checking, error discriminant function to improve the reliability of the board. Even if a malfunction of a processing module occurs, the safety control function based on the proposed technique lets the system operate properly by detecting and masking the malfunction. An RTOS (Real Time Operation System) called FreeRTOS is ported on the board so that reliable and stable operation and convenient software development can be provided.

  • PDF

HHT method for system identification and damage detection: an experimental study

  • Zhou, Lily L.;Yan, Gang
    • Smart Structures and Systems
    • /
    • v.2 no.2
    • /
    • pp.141-154
    • /
    • 2006
  • Recently, the Hilbert-Huang transform (HHT) has gained considerable attention as a novel technique of signal processing, which shows promise for the system identification and damage detection of structures. This study investigates the effectiveness and accuracy of the HHT method for the system identification and damage detection of structures through a series of experiments. A multi-degree-of-freedom (MDOF) structural model has been constructed with modular members, and the columns of the model can be replaced or removed to simulate damages at different locations with different severities. The measured response data of the structure due to an impulse loading is first decomposed into modal responses using the empirical mode decomposition (EMD) approach with a band-pass filter technique. Then, the Hilbert transform is subsequently applied to each modal response to obtain the instantaneous amplitude and phase angle time histories. A linear least-square fit procedure is used to identify the natural frequencies and damping ratios from the instantaneous amplitude and phase angle for each modal response. When the responses at all degrees of freedom are measured, the mode shape and the physical mass, damping and stiffness matrices of the structure can be determined. Based on a comparison of the stiffness of each story unit prior to and after the damage, the damage locations and severities can be identified. Experimental results demonstrate that the HHT method yields quite accurate results for engineering applications, providing a promising tool for structural health monitoring.