• Title/Summary/Keyword: memory tag

Search Result 77, Processing Time 0.025 seconds

RFID Tag Protection using Face Feature

  • Park, Sung-Hyun;Rhee, Sang-Burm
    • Journal of the Semiconductor & Display Technology
    • /
    • v.6 no.2 s.19
    • /
    • pp.59-63
    • /
    • 2007
  • Radio Frequency Identification (RFID) is a common term for technologies using micro chips that are able to communicate over short-range radio and that can be used for identifying physical objects. RFID technology already has several application areas and more are being envisioned all the time. While it has the potential of becoming a really ubiquitous part of the information society over time, there are many security and privacy concerns related to RFID that need to be solved. This paper proposes a method which could protect private information and ensure RFID's identification effectively storing face feature information on RFID tag. This method improved linear discriminant analysis has reduced the dimension of feature information which has large size of data. Therefore, face feature information can be stored in small memory field of RFID tag. The proposed algorithm in comparison with other previous methods shows better stability and elevated detection rate and also can be applied to the entrance control management system, digital identification card and others.

  • PDF

Implementation of Intelligent Preference Goods Recommendation System Using Customer's Profiles and Interest Measuring based on RFID (RFID 기반의 고객 프로파일과 관심도 측정을 이용한 지능형 선호상품 추천 시스템의 구현)

  • Lim, Sang-Min;Lee, Keun-Wang;Oh, Myoung-Kwan
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.9 no.6
    • /
    • pp.1625-1631
    • /
    • 2008
  • This paper is going to research about RFID real time position finder technology and the offline shopping mall's client shop list managed by the RF fused Tag USB memory to analyze out the output of the data for providing real time interactive customer intelligence commodity system.

Effective Algorithm for the Low-Power Set-Associative Cache Memory (저전력 집합연관 캐시를 위한 효과적인 알고리즘)

  • Jung, Bo-Sung;Lee, Jung-Hoon
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.9 no.1
    • /
    • pp.25-32
    • /
    • 2014
  • In this paper, we proposed a partial-way set associative cache memory with an effective memory access time and low energy consumption. In the proposed set-associative cache memory, it is allowed to access only a 2-ways among 4-way at a time. Choosing ways to be accessed is made dynamically via the least significant two bits of the tag. The chosen 2 ways are sequentially accessed by the way selection bits that indicate the most recently referred way. Therefore, each entry in the way has an additional bit, that is, the way selection bit. In addition, instead of the 4-way LRU or FIFO algorithm, we can utilize a simple 2-way replacement policy. Simulation results show that the energy*delay product can be reduced by about 78%, 14%, 39%, and 15% compared with a 4-way set associative cache, a sequential-way cache, a way-tracking cache, and a way cache respectively.

Educational System Design of RFID/USN (RFID/USN 교육용 시스템의 설계)

  • Kim, Dae-Hee;Oh, Do-Bong;Jung, Joong-soo;Jung, Kwang-wook
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2009.05a
    • /
    • pp.687-692
    • /
    • 2009
  • This paper presents the development of RFID educational system based on 900MHz air interface between the reader and the active tag. The software of reader and the active tag is developed on embedded environment, and the software of PC controlling the reader is based on window OS operated as the server. The ATmega128 VLSI chip is used for the processor of the reader and the active tag. As the development environment, AVR compiler is used for the reader and the active tag of which the programming language is C. The visual C++language of the visual studio on the PC activated as the server is used for development language. Main functions of this system are to control tag containing EPC global Data by PC through the reader, to obtain information of tag through the internet and to read/write data on tag memory. Software design of 900MHz RFID/USN educational system is done on the basis of these functions.

  • PDF

Data Abstraction in Battlefield Smart Maps Based on QR Tags (QR 태그 기반 전장 스마트 지도에서의 자료 추상화)

  • Kwak, Noh Sup;Yun, Young-Sun;Jung, Jinman;So, Sun Sup;Eun, Seongbae
    • Journal of Korea Multimedia Society
    • /
    • v.23 no.3
    • /
    • pp.440-446
    • /
    • 2020
  • The application field of smart terminals is increasing and its application is also spreading in the defense field. The use of smart terminal based map application is very important in battle fields. The problem is that the communication infrastructure is easy to collapse and the use of GPS is usually disturbed. In this paper, we studied the maps stored in the QR tag at the battle field. The problem is to abstract the map information so that it can be stored in the small QR tag. We have abstracted path information on a vector basis and require only a small amount of data compared to imaged path information. We analyzed the amount of data generated by the abstraction and mathematically analyzed the boundary where the amount does not exceed the capacity limit of the QR tag. Our research can be applied not only to battlefields, but also to disaster / disaster scenes, or in environments with difficult Internet communications, such as mountainous areas.

A Secure Protocol for High-Performance RFID Tag using Dynamic ID Allocating (동적 ID 할당을 이용한 고기능 RFID 태그용 보안 프로토콜)

  • Park Jin-Sung
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.7 no.4
    • /
    • pp.642-648
    • /
    • 2006
  • In this paper, I have proposed a secure dynamic ID allocation protocol using mutual authentication on the RFID tag. Currently, there are many security protocols focused on the low-price RFID tag. The conventional low-price tags have limitation of computing power and rewritability of memory. The proposed secure dynamic ID allocation protocol targets to the high-performance RFID tags which have more powerful performance than conventional low-price tag by allocating a dynamic ID to RFID using mutual authentication based on symmetric encryption algorithm. This protocol can be used as a partial solution for ID tracing and forgery.

  • PDF

A Dynamic ID Allocation Protocol for High-Performance RFID Tag (고기능 RFID 태그를 위한 동적 ID 할당 프로토콜)

  • Park Jin-Sung;Choi Myung-Ryul
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.15 no.6
    • /
    • pp.49-58
    • /
    • 2005
  • In this paper, we have proposed a secure dynamic ID allocation protocol using mutual authentication on the RFID tag. Currently, there are many security protocols focused on the low-price RFID tag. The conventional low-price tags have limitation of computing power and rewritability of memory. The proposed secure dynamic ID allocation protocol targets to the high-performance RFID tags which have more powerful performance than conventional low-price tag by allocating dynamic ID to RFID using mutual authentication based on symmetric encryption algorithm. This protocol can be used as a partial solution for ID tracing and forgery.

A Review of Data Management Techniques for Scratchpad Memory (스크래치패드 메모리를 위한 데이터 관리 기법 리뷰)

  • DOOSAN CHO
    • The Journal of the Convergence on Culture Technology
    • /
    • v.9 no.1
    • /
    • pp.771-776
    • /
    • 2023
  • Scratchpad memory is a software-controlled on-chip memory designed and used to mitigate the disadvantages of existing cache memories. Existing cache memories have TAG-related hardware control logic, so users cannot directly control cache misses, and their sizes are large and energy consumption is relatively high. Scratchpad memory has advantages in terms of size and energy consumption because it eliminates such hardware overhead, but there is a burden on software to manage data. In this study, data management techniques of scratchpad memory were classified and examined, and ways to maximize the advantages were discussed.

Low-Power Cache Design by using Locality Buffer and Address Compression (지역 버퍼와 주소 압축을 통한 저전력 캐시 설계)

  • Kwak, Jong Wook
    • Journal of the Korea Society of Computer and Information
    • /
    • v.18 no.9
    • /
    • pp.11-19
    • /
    • 2013
  • Most modern computer systems employ cache systems in order to alleviate the access time gap between processor and memory system. The power dissipated by the cache systems becomes a significant part of the total power dissipated by whole microprocessor chip. Therefore, power reduction in the cache system becomes one of the important issues. Partial tag cache is the system for the least power consumption. The main power reduction for this method is due to the use of small partial tag matching, not full tag matching. In this paper, we first analyze the previous regular partial tag cache systems and propose a new address matching mechanism by using locality buffer and address compression. In simulation results, the proposed model shows 18% power reduction in average, still providing same performance level, compared to regular cache.

A Slot Allocated Blocking Anti-Collision Algorithm for RFID Tag Identification

  • Qing, Yang;Jiancheng, Li;Hongyi, Wang;Xianghua, Zeng;Liming, Zheng
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.9 no.6
    • /
    • pp.2160-2179
    • /
    • 2015
  • In many Radio Frequency Identification (RFID) applications, the reader recognizes the tags within its scope repeatedly. For these applications, some algorithms such as the adaptive query splitting algorithm (AQS) and the novel semi-blocking AQS (SBA) were proposed. In these algorithms, a staying tag retransmits its ID to the reader to be identified, even though the ID of the tag is stored in the reader's memory. When the length of tag ID is long, the reader consumes a long time to identify the staying tags. To overcome this deficiency, we propose a slot allocated blocking anti-collision algorithm (SABA). In SABA, the reader assigns a unique slot to each tag in its range by using a slot allocation mechanism. Based on the allocated slot, each staying tag only replies a short data to the reader in the identification process. As a result, the amount of data transmitted by the staying tags is reduced greatly and the identification rate of the reader is improved effectively. The identification rate and the data amount transmitted by tags of SABA are analyzed theoretically and verified by various simulations. The simulation and analysis results show that the performance of SABA is superior to the existing algorithms significantly.