Browse > Article
http://dx.doi.org/10.9708/jksci.2013.18.9.011

Low-Power Cache Design by using Locality Buffer and Address Compression  

Kwak, Jong Wook (Dept. of Computer Engineering, Yeungnam University)
Publication Information
Journal of the Korea Society of Computer and Information / v.18, no.9, 2013 , pp. 11-19 More about this Journal
Abstract
Most modern computer systems employ cache systems in order to alleviate the access time gap between processor and memory system. The power dissipated by the cache systems becomes a significant part of the total power dissipated by whole microprocessor chip. Therefore, power reduction in the cache system becomes one of the important issues. Partial tag cache is the system for the least power consumption. The main power reduction for this method is due to the use of small partial tag matching, not full tag matching. In this paper, we first analyze the previous regular partial tag cache systems and propose a new address matching mechanism by using locality buffer and address compression. In simulation results, the proposed model shows 18% power reduction in average, still providing same performance level, compared to regular cache.
Keywords
Low power cache; Partial tag cache; Locality; Cache tag; Address compression;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Hadi Hajimiri and Kamran Rahmani, "Compression-aware dynamic cache reconfiguration for embedded systems", IEEE IGCC 2011, pp. 71-80, June 2012,
2 Mathew, S. and Jagadeeswari, M., "Low power L2 cache design using partially tagged bloom filter and hotline check", International Conference on ICCCI, pp. 1-6, Jan. 2013
3 M. Loghi, P. Azzoni, M. Poncino, Tag overflow buffering: an energy-efficient cache architecture, in: Proceedings of the Design, Automation and Test, pp. 520-525, March 2005.
4 D. Burger, A. Kagi, and M. Hrishikesh. "Memory hierarchy extensions to SimpleScalar 3.0", Technical Report TR99-25, University of Texas at Austin, April 1999.
5 NaveenMuralimanohar, Rajeev Balasubramonian, Norman P. Jouppi, ''CACTI 6.0: A Tool to Model Large Caches", HPL-2009-85, Tech. Report, Compaq Western Research Lab, 2009.
6 Guthaus, M. R. et al., "MiBench: A free, commercially representative embedded benchmark suite", IEEE International Workshop on Workload Characterization, pp. 3-14, Dec. 2001
7 Patterson, D. A., and Hennessy, J. L. "Computer architecture: a quantitative approach" (Morgan Kaufman, 2007, 4th Ed.)
8 S. Segars, "Low power design techniques for microprocessor" Tutorial, International solid-State Circuit conference, Feb.2001
9 ARMv7-M Architecture Reference Model, ARM DDI 0403C, 2010.
10 A. Malik, B. Moyer, D. Cermak, "A Lower Power Unified Cache Architecture Providing Power and Performance Flexibility," ISLPED'00, 2000, pp. 241-243
11 Gennady Pekhimenko, et al., "Linearly compressed pages: a main memory compression framework with low complexity and low latency", PACT '12 pp. 489-490, 2012
12 Xi Chen, Lei Yang and Li Shang, "C-Pack: A High-Performance Microprocessor Cache Compression Algorithm", IEEE Transactions on VLSI Systems, pp. 1196-1208, 2010
13 H. Kim, C. Rhee, and H. Lee, "Address generation for lossless frame memory compression in an H.264/AVC encoder", Proceedings on ICCE, pp. 570-571, 2013