Browse > Article
http://dx.doi.org/10.14372/IEMEK.2014.9.1.25

Effective Algorithm for the Low-Power Set-Associative Cache Memory  

Jung, Bo-Sung (Gyeongsang National University)
Lee, Jung-Hoon (Gyeongsang National University)
Publication Information
IEMEK Journal of Embedded Systems and Applications / v.9, no.1, 2014 , pp. 25-32 More about this Journal
Abstract
In this paper, we proposed a partial-way set associative cache memory with an effective memory access time and low energy consumption. In the proposed set-associative cache memory, it is allowed to access only a 2-ways among 4-way at a time. Choosing ways to be accessed is made dynamically via the least significant two bits of the tag. The chosen 2 ways are sequentially accessed by the way selection bits that indicate the most recently referred way. Therefore, each entry in the way has an additional bit, that is, the way selection bit. In addition, instead of the 4-way LRU or FIFO algorithm, we can utilize a simple 2-way replacement policy. Simulation results show that the energy*delay product can be reduced by about 78%, 14%, 39%, and 15% compared with a 4-way set associative cache, a sequential-way cache, a way-tracking cache, and a way cache respectively.
Keywords
Data cache; Dynamic access time; Low-power consumption;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. Raghunath, L.D. Bobbala, N. Davanam, B.K. Lee, "Divide-and-Conquer Way Access for Low Power Mobile Cache," IJICC, Vol. 3, No. 2, pp.297-302, 2011.
2 http://www.intel.com/content/www/us/en/homepage.html.
3 Motorola, "Errata to the MPC7450 RISC Microprocessor Family Reference Manual."
4 http://www.intel.co.kr/content/www/kr/ko/processors/core/core-i7-processor.html.
5 O. Yoshiyasu, "An effective Replacement Strategy of Cache Memory for an SMT Processor," Proceedings of the Euromicro Conference on Digital System Design, pp.19-25, 2009.
6 C.J. Janraj, T.V. Kalyan, T. Warrier, M. Mutyam, "Way Sharing Set- Associative Cache Architecture," Proceedings of the International Conference on VSLI Design, pp.251-256, 2012.
7 D. Rolan, B.B. Fraguela, R. Doallo, "Adaptive line placement with the Set Balancing Cache," Proceedings of the ACM International Symposium on Microarchitecture, pp.529-540, 2009.
8 J. Kang, S. Lee, I. Lee, "Way-tracking set-associative caches," Electronics Letters, Vol. 46, No. 22, pp.1497-1499, 2010.   DOI
9 M.K. Qureshi, D. Thompson, Y.N. Patt, "The V-way Cache: Demand-based Associativity via Global Replacement," Proceedings of the ISCA, pp.544-555, 2005.
10 D. Nicolaescu, A. Veidenbaum, A. Nicolau, "Using a Way Cache to Improve Performance of Set-Associative Cache," High-Performance Computing Lecture Notes in Computer Science Vol. 4759, pp.93-104, 2008
11 C.H. Ting, J.D. Huang, Y.H. Kao, "Cycle-Time-Aware Sequential Way-Access Set-Associative Cache for Low Energy Consumption," Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, pp.854-587, 2008.
12 J.E. Fritts, F.W. Steiling, J.A. Tucek, "Med iaBenchII video: Expediting the next genera tion of video systems research," Vol. 33, No. 4, pp.301-318, 2009.   DOI
13 C.K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, C. Lowney, S. Wallace, V.J. Pedda, and H. Kimg, "Pin: building customized program analysis tools with dynamic instrum- entation," Proceedings of ACM SIGPLAN Conference on PLDI. Vol. 40, pp.190-200, 2005.