• Journal of Power Electronics
• /
• 제7권4호
• /
• pp.328-335
• /
• 2007

A conventional Single-Stage Power-Factor-Correction (PFC) AC/DC converter has a link capacitor voltage problem under high line input and low load conditions. In this paper, this problem is analyzed by using the voltage conversion ratio of the DC/DC conversion cell. By applying this analysis, a new Single-Stage PFC AC/DC converter with a boost PFC cell integrated with a Voltage-Doubler Rectified Asymmetrical Half-Bridge (VDRAHB) is proposed. The proposed converter features good power factor correction, low current harmonic distortions, tight output regulations and low voltage of the link capacitor. An 85W prototype was implemented to show that it meets harmonic requirements and standards satisfactorily with near unity power factor and high efficiency over universal input.

• 전기학회논문지P
• /
• 제62권3호
• /
• pp.145-150
• /
• 2013

A novel AC to DC PWM converters with unity input power factor are proposed to overcome the above shortcoming. The main function of these converters is to shape the input line current to force it exactly in phase with the input AC voltage. Therefore, the input power factor can be improved to near unity and the input current harmonics can be eliminated. In this paper, half-bridge converter with two active switches and two diodes are utilized for low-cost type UPS configuration. By having only two semiconductors in the current path at any time, losses can be reduced over the conventional boost topology. Also, this converter provides controllable dc-link voltage, high power factor, and low cost type converter by simple power circuits. Simulation results show that the proposed half-bridge converter/inverter control technique can be applied to single-phase low-cost type UPS systems successfully.

• Journal of Advanced Marine Engineering and Technology
• /
• 제32권8호
• /
• pp.1263-1268
• /
• 2008

In this paper, the low noise power amplifier for GaAs FET ATF-10136 is designed and fabricated with active bias circuit and self bias circuit. To supply most suitable voltage and current, active bias circuit is designed. Active biasing offers the advantage that variations in the pinch-off voltage($V_p$) and saturated drain current($I_{DSS}$) will not necessitate a change in either the source or drain resistor value for a given bias condition. The active bias network automatically sets a gate-source voltage($V_{gs}$) for the desired drain voltage and drain current. Using resistive decoupling circuits, a signal at low frequency is dissipated by a resistor. This design method increases the stability of the LNA, suitable for input stage matching and gate source bias. The LNA is fabricated on FR-4 substrate with active and self bias circuit, and integrated in aluminum housing. As a results, the characteristics of the active and self bias circuit LNA implemented more than 13 dB and 14 dB in gain, lower than 1 dB and 1.1 dB in noise figure, 1.7 and 1.8 input VSWR at normalized frequency $1.4{\sim}1.6$, respectively.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제54권12호
• /
• pp.616-621
• /
• 2005

We considered of the buck and half bridge series DC-DC converter. It has good applications in areas with low voltage/high current, wide input voltage. The buck converter ratings and the half bridge converter ratings are $36\~72V$ input and 22V/5A output, $19\~24V$ input and 3.3V/30A output, respectively. Developed the buck and half Bridge series DC-DC converter ratings are of $36\~72V$ input and 3.3V/30A output. The buck converter is operated with zero voltage switching process to reduce the switching losses. The $80.1\%\~97.6\%$ of the efficiency is measured at $18.4{\mu}H$ output filter inductance of buck converter. In the half bridge converter, the $86\%\~96.4\%$ efficiency is measured at 150kHz switching frequency with PQI core. In the case of synchronized the buck and half bridge DC-DC converter, the measured efficiency is higher than that of the unsynchronized converter. In the synchronized converter, the maximum efficiency is measured up to $92.3\%$ with PQI core at 150kHz. 7A output.

• Journal of Power Electronics
• /
• 제17권3호
• /
• pp.590-600
• /
• 2017

This paper presents a ripple-free input current modified interleaved boost converter for high step-up applications. By integrating dual coupled inductors and voltage multiplier techniques, the proposed converter can reach a high step-up gain without an extremely high turn-ON period. In addition, a very small auxiliary inductor employed in series to the input dc source makes the input current ripple theoretically decreased to zero, which simplifies the design of the electromagnetic interference (EMI) filter. In addition, the voltage stresses on the semiconductor devices of the proposed converter are efficiently reduced, which makes high performance MOSFETs with low voltage rated and low resistance $r_{DS}$(ON) available to reduce the cost and conduction loss. The operating principles and steady-state analyses of the proposed converter are introduced in detail. Finally, a prototype circuit rated at 400W with a 42-50V input voltage and a 400V output voltage is built and tested to verify the effectiveness of theoretical analysis. Experimental results show that an efficiency of 95.3% can be achieved.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2003년도 춘계전력전자학술대회 논문집(1)
• /
• pp.317-322
• /
• 2003

A novel three-level DC/DC converter (TLC)for high power applications operating from high input voltage Is proposed. Its switch voltage stress can be ensured to be only one-half of the Input voltage. Nevertheless, since all input voltage is applied to the transformer primary side, it has good turns ratio. The driving method of each module is same as those of the conventional phase-shifted ZVS full bridge PWM converter (PSFB) and the zero-voltage-switching (ZVS) of the leading leg are achieved exactly in the same manner as that of the PSFB. Moreover, its three-level operation can considerably reduce the current ripple through the output inductor and it has no problems of the DC-link voltage unbalance. Therefore, it features a low voltage stress, high efficiency, low EMI, high power density, and small sized filter. To confirm the operation, validity, and features of the proposed circuit, experimental results from a 200W, 600V/DC-48V/DC prototype are presented.

• Journal of Power Electronics
• /
• 제19권1호
• /
• pp.89-98
• /
• 2019

This paper analyzes the input side performance of a conventional three-phase to single-phase matrix converter (3-1MC). It also presents the input-side waveform quality under this topology. The suppression of low-frequency input current harmonics is studied using the 3-1MC plus capacitance compensation unit. The constraint between the modulation function of the output and compensation sides is analyzed, and the relations among the voltage utilization ratio and the output compensation capacitance, filter capacitors and other system parameters are deduced. For a 3-1MC without large-capacity energy storage, the system performance is susceptible to input voltage imbalance. This paper decouples the inner current of the 3-1MC using a Lyapunov function in the input positive and negative sequence bi-coordinate axes. Meanwhile, the outer loop adopts a voltage-weighted synthesis of the output and compensation sides as a cascade of control objects. Experiments show that this strategy suppresses the low-frequency input current harmonics caused by input voltage imbalance, and ensures that the system maintains good static and dynamic performances under input-unbalanced conditions. At the same time, the parameter selection and debugging methods are simple.

• 대한전기학회논문지:전기기기및에너지변환시스템부문B
• /
• 제51권6호
• /
• pp.285-291
• /
• 2002

In general, utility voltage is maintained at a relatively low level of Phase unbalance since a low level of unbalance can cause a significant power supply ripple and heating effects on the power system equipment. Voltage unbalance more commonly emerges in individual customer loads due to phase load unbalanced, especially where single phase power loads are used. Under unbalanced input voltages large lower order harmonics appears at the input and output ports of Power conversion devices. As the application of adjustable -speed drives (ASDs) and their integration with complex industrial processes increase, so does the need to understand how ASDs perform during voltage This paper describes a real load test to investigate the performance of 3-HP adjustable speed drives by an unbalanced voltage at the low-voltage system.

• 한국산업융합학회 논문집
• /
• 제22권3호
• /
• pp.365-371
• /
• 2019

Recently, the demonstration and research on the power transmission using high voltage DC such as HVDC(High Voltage DC), Smart Grid, DC transmission and distribution have been actively conducted. In order to control the power converter in high-voltage DC power transmission system, SMPS(Switching Modulation Power Supply) for power converter control using high-voltage DC input is essential. However, the demand for high-pressure SMPS is still low, so the development is not enough. In the low-output SMPS using the high-voltage input, it is difficult to achieve high efficiency due to the switching transient loss especially at light load. In this paper, we propose a new switching scheme for high power SMPS control for low output power. The proposed method can provide better efficiency increase effect in the light load region compared to the existing PWM method. To verify the feasibility of the proposed method, a 40 W SMPS for HVDC MMC(Modulation Multi-level Converter) was designed and verified by simulation.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 2003년도 ICCAS
• /
• pp.948-950
• /
• 2003

In this literature, the CMOS current mode fout quadrant differentiator circuit is proposed. The implementation is base on an appropriate input stage that converts the input current into a compressed voltage at the input capacitor ($C_{gs}$) of the CMOS driver circuit. This input voltage use as the control output current which flow to the output node by passing through a MOS active load and use it as the feedback voltage to the input node. Simulation results with level 49 CMOS model of MOSIS are given to demonstrate the correct operation of the proposed configuration. But the gain of the circuit is too low so the output differentiate current also low. The proposed differentiator is expected to find several applications in analog signal processing system.