• Title/Summary/Keyword: locking time

Search Result 212, Processing Time 0.021 seconds

A Fast Locking Phase-Locked Loop using a New Dual-Slope Phase Frequency Detector and Charge Pump Architecture (위상고정 시간이 빠른 새로운 듀얼 슬로프 위상고정루프)

  • Park, Jong-Ha;Kim, Hoon;Kim, Hee-Jun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.5
    • /
    • pp.82-87
    • /
    • 2008
  • This paper presents a new fast locking dual-slope phase-locked loop. The conventional dual-slope phase-locked loop consists of two charge pumps and two phase-frequency detectors. In this paper, the dual-slope phase-locked loop was achieved with a charge pump and a phase-frequency detector as adjusting a current of the charge pump according to the phase difference. The proposed circuit was verified by HSPICE simulation with a $0.35{\mu}m$ CMOS standard process parameter. The phase locking time of the proposed dual-slope phase-locked loop was $2.2{\mu}s$ and that of the single-slope phase-locke loop was $7{\mu}s$.

Real-Time Step Count Detection Algorithm Using a Tri-Axial Accelerometer (3축 가속도 센서를 이용한 실시간 걸음 수 검출 알고리즘)

  • Kim, Yun-Kyung;Kim, Sung-Mok;Lho, Hyung-Suk;Cho, We-Duke
    • Journal of Internet Computing and Services
    • /
    • v.12 no.3
    • /
    • pp.17-26
    • /
    • 2011
  • We have developed a wearable device that can convert sensor data into real-time step counts. Sensor data on gait were acquired using a triaxial accelerometer. A test was performed according to a test protocol for different walking speeds, e.g., slow walking, walking, fast walking, slow running, running, and fast running. Each test was carried out for 36 min on a treadmill with the participant wearing an Actical device, and the device developed in this study. The signal vector magnitude (SVM) was used to process the X, Y, and Z values output by the triaxial accelerometer into one representative value. In addition, for accurate step-count detection, we used three algorithms: an heuristic algorithm (HA), the adaptive threshold algorithm (ATA), and the adaptive locking period algorithm (ALPA). The recognition rate of our algorithm was 97.34% better than that of the Actical device(91.74%) by 5.6%.

Programmatic Sequence for the Automatic Adjustment of Double Relaxation Oscillation SQUID Sensors

  • Kim, Kiwoong;Lee, Yong-Ho;Hyukchan Kwon;Kim, Jin-Mok;Kang, Chan-Seok;Kim, In-Seon;Park, Yong-Ki
    • Progress in Superconductivity
    • /
    • v.4 no.1
    • /
    • pp.42-47
    • /
    • 2002
  • Measuring magnetic fields with a SQUID sensor always requires preliminary adjustments such as optimum bas current determination and flux-locking point search. A conventional magnetoencephalography (MEG) system consists of several dozens of sensors and we should condition each sensor one by one for an experiment. This timeconsuming job is not only cumbersome but also impractical for the common use in hospital. We had developed a serial port communication protocol between SQUID sensor controllers and a personal computer in order to control the sensors. However, theserial-bus-based control is too slow for adjusting all the sensors with a sufficient accuracy in a reasonable time. In this work, we introduce programmatic control sequence that saves the number of the control pulse arrays. The sequence separates into two stages. The first stage is a function for searching flux-locking points of the sensors and the other stage is for determining the optimum bias current that operates a sensor in a minimum noise level Generally, the optimum bias current for a SQUID sensor depends on the manufactured structure, so that it will not easily change about. Therefore, we can reduce the time for the optimum bias current determination by using the saved values that have been measured once by the second stage sequence. Applying the first stage sequence to a practical use, it has taken about 2-3 minutes to perform the flux-locking for our 37-channel SQUID magnetometer system.

  • PDF

Fabrication and Output Characteristics of a High-Speed Wavelength Swept Mode-Locked Laser (고속 파장가변 모드잠김 레이저의 제작 및 출력특성)

  • Lee, Eung-Je;Kim, Yong-Pyung
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.56 no.6
    • /
    • pp.1117-1121
    • /
    • 2007
  • We demonstrate a wavelength swept mode-locked ring laser for the frequency domain optical coherence tomography(FD OCT). A laser is constructed by using a semiconductor optical amplifier, fiber Fabry-Perot tunable filter and 2.6 km fiber ring cavity. Mode-locking is implemented by 2.6 km fiber ring cavity for matching the fundamental or harmonic of cavity roundtrip time to a sweep period. The wavelength sweeps are repetitively generated with the repetition period of 77.2 kHz which is the parallel resonance frequency of Fabry-Perot tunable filter for the low driving current consumption of the fiber Fabry-Perot tunable filter. The wavelength tuning range of the laser is more than FWHM of 61 nm centered at the wavelength of 1320 nm and the linewidth of the source is $0.014{\pm}0.002$ nm.

Design of a 155.52 Mbps CMOS data transmitter (155.52 Mbps CMOS 데이타 트랜스미터의 설계)

  • 채상훈;김길동;송원철
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.33B no.3
    • /
    • pp.62-68
    • /
    • 1996
  • A CMOS transmitter ASIC for the ATM switching system etc., was designed to transmit 155.52 Mbps serial data transformed from 19.44 Mbps parallel data. 155.52 MHz clock for synchronization of data is genrated using reference 19.44 MHz clock by an analog PLL while parallel to serial data conversion is done by a digital circuit. Circuit simulations confirm that PLL locking and data conversion are accomplished successfully. The area of the designed ASIC chip is 1.3${\times}1.0mm^2$. The locking time and the power consumption of the chip are about 600 nsec and less than 150 mW, respectively.

  • PDF

2차원 강소성 유한요소해석에서의 안정성 및 효율성 향상에 관한 연구

  • 박근;양동열
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 1993.10a
    • /
    • pp.195-199
    • /
    • 1993
  • In the analysis of metal forming processes by the finite element method, there are many numerical instabilities such as element locking, hourglass mode, shear locking. These instabilities may have a bad effect upon accuracy and convergence. The present work is concerned with improvement of stability and efficiency in two dimensional rigid-plastic finite element method using various type of elements and numerical integration schemes. AS metal forming examples, upsetting and backward extrusion are taken for comparison among the methods : various element types and numerical integration schemes. comparison is made in terms of stability and efficiency. As a result, it has been shown that the finite element computation is stabilized from the viewpoint of computational time, convergency, and numerical instability.

  • PDF

Construction of High-Speed Wavelength Swept Mode-Locked Laser Based on Oscillation Characteristics of Fiber Fabry-Perot Tunable Filter (광섬유 패브리-페로 파장가변 필터의 공진특성에 기반한 고속 파장가변 모드잠김 레이저의 제작)

  • Lee, Eung-Je;Kim, Yong-Pyung
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.7
    • /
    • pp.1393-1397
    • /
    • 2009
  • A high-speed wavelength swept laser, which is based on oscillation characteristics of a fiber Fabry-Perot tunable filter, is described. The laser is constructed by using a semiconductor optical amplifier, a fiber Fabry-Perot tunable filter, and 3.348 km fiber ring cavity. The wavelength sweeps are repeatatively generated with the repetition period of 61 kHz which is the first parallel oscillation frequency of the Fabry-Perot tunable filter for the low power consumption. Mode-locking is implemented by 3.348 km fiber ring cavity for matching the fundamental of cavity roundtrip time to the sweep period. The wavelength tuning range of the laser is 87 nm(FWHM) and the average output power is 1.284 mW.

A Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control

  • Cha, Soo-Ho;Jeong, Chun-Seok;Yoo, Chang-Sik
    • ETRI Journal
    • /
    • v.29 no.4
    • /
    • pp.463-469
    • /
    • 2007
  • A phase-locked loop (PLL) is described which is operable from 0.4 GHz to 1.2 GHz. The PLL has basically the same architecture as the conventional analog PLL except the locking information is stored as digital code. An analog-to-digital converter is embedded in the PLL, converting the analog loop filter output to digital code. Because the locking information is stored as digital code, the PLL can be turned off during power-down mode while avoiding long wake-up time. The PLL implemented in a 0.18 ${\mu}m$ CMOS process occupies 0.35 $mm^2$ active area. From a 1.8 V supply, it consumes 59 mW and 984 ${\mu}W$ during the normal and power-down modes, respectively. The measured rms jitter of the output clock is 16.8 ps at 1.2 GHz.

  • PDF

Distributed database replicator without locking base relations

  • Lee, Wookey;Kang, Sukho;Park, Jooseok
    • Proceedings of the Korean Operations and Management Science Society Conference
    • /
    • 1996.10a
    • /
    • pp.93-95
    • /
    • 1996
  • A replication server is considered to be one of the most effective tools to cope with the problems that may be caused by the complex data replications in distributed database systems. In the distributed environment, locking a table is inevitable and it is the main reason to coerce the system practically. This paper presents an Asynchronous Replicator Scheme (ARS) that basically utilizes the system log as files named differential files to refresh the distributed data files with complicated queries, and that it prevents (normally, huge) base tables from being locked. We take join operations as the complicated queries, not only because the join operation covers almost all the operations, but also because it is one of the most time-consuming and data intensive operations in query processings.

  • PDF

Implementation and modeling of wavelength tunable all-optical clok recovery using a semiconductor-fiber ring laser (고리형 반도체-광섬유 레이저를 이용한 파장 가변형 전광 동기 신호 재생 구현과 모델링)

  • 유봉안;김동환;이병호
    • Korean Journal of Optics and Photonics
    • /
    • v.11 no.3
    • /
    • pp.166-170
    • /
    • 2000
  • A wavelength tunable all-optical clock recovery using a semiconductor optical amplifier in a fiber ring cavity is proposed and demonstrated at the wavelength of 1530 nm to 1570 nm. A synchronized optical pulse train is recovered from 10 Gbps and 30 Gbps randomly generated optical pulse streams with injection locking technique. Also, the system responses to the perturbation and the input average power variation are analyzed by a large-signal model based on time-domain travelling wave equation. ation.

  • PDF