• International Journal of Fuzzy Logic and Intelligent Systems
• /
• 제16권3호
• /
• pp.208-215
• /
• 2016

The lithography hotspot detection process is crucial for semiconductor design development process. But, the lithography hotspot detection using optical simulation method takes much time and it slowdown the layout design development cycle. Though the geometry based approach is introduced as an alternative, it still revealed low detection performance and sophisticated framework. To solve this problem, we introduce a deep convolutional neural network based hotspot detection method. Our method made better results in ICCCAD 2012 dataset. To reach this score, we used lots of technical effort to improve the result in addition to just utilizing the nature of convolutional neural network. Inspection region reduction, data augmentation, DBSCAN clustering helped our work more stable and faster.

• 반도체디스플레이기술학회지
• /
• 제6권3호
• /
• pp.25-33
• /
• 2007

A computationally efficient and accurate Monte Carlo (MC) simulator of electron beam lithography process, which is named SCNU-EBL, has been developed for semiconductor nanometer pattern design and fabrication. The simulator is composed of a MC simulation model of electron trajectory into solid targets, an Gaussian-beam exposure simulation model, and a development simulation model of photoresist using a string model. Especially for the trajectories of incident electrons into the solid targets, the inner-shell electron scattering of an target atom and its discrete energy loss with an incident electron is efficiently modeled for multi-layer resists and heterogeneous multi-layer targets. The simulator was newly applied to the development profile simulation of ZEP520 positive photoresist for NGL(Next-Generation Lithography). The simulation of ZEP520 for electron-beam nanolithography gave a reasonable agreement with the SEM experiments of ZEP520 photoresist.

• 반도체디스플레이기술학회지
• /
• 제15권3호
• /
• pp.1-5
• /
• 2016

In order to apply sub-resolution assist feature (SRAF) in extreme ultraviolet lithography, the maximum non-printing SRAF width and lithography process margin needs to be improved. Through simulation, we confirmed that the maximum SRAF width of 6% attenuated phase shift mask (PSM) is large compared to conventional binary intensity mask. The increase in SRAF width is due to dark region's reflectivity of PSM which consequently improves the process window. Furthermore, the critical dimension error caused by variation of SRAF width and center position is reduced by lower change in diffraction amplitude. Therefore, we speculate that the margin of SRAF application will be improved by using PSM.

• 한국정밀공학회지
• /
• 제24권6호
• /
• pp.138-145
• /
• 2007

Among various rapid prototyping processes, stereo-lithography process which can manufacture transparent prototype is known to be the greatest in the form & dimensional accuracy and surface roughness. In this paper, bench mark tests of 4 stereo-lithography-type rapid prototyping apparatus were carried out using transparent materials. The test includes measurement of mechanical properties, form accuracy, building speed and manufacturing cost. It was observed that ViperPRO of 3D systems is advantageous in the mechanical properties and building speed, RM600011 of CMET in sub-milli scale form accuracy and manufacturing cost, and relatively economical Eden500V of Objet is great in tensile strength at room temperature.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2005년도 추계학술대회 논문집
• /
• pp.330-333
• /
• 2005

The fabrication of mold fur nano imprint lithography (NIL) is experimentally reported using the scanning probe lithography (SPL) technique, instead of the conventional I-beam lithography technique. The nanometer scale patterning structure is fabricated by the localized generation of oxide patterning on the silicon (100) wafer surface with a thin oxide layer, The fabrication method is based on the contact mode of scanning probe microscope (SPM) in air, The precision cleaning process is also performed to reach the low roughness value of $R_{rms}=0.084 nm$, which is important to increase the reproducibility of patterning. The height and width of the oxide dot are generated to be 15.667 nm and 209.5 nm, respectively, by applying 17 V during 350 ms.

• 한국소성가공학회:학술대회논문집
• /
• 한국소성가공학회 2005년도 추계학술대회 논문집
• /
• pp.63-66
• /
• 2005

Nanoimprint lithography (NIL) process at room temperature has been newly proposed in recent years to overcome the shape accuracy and sticking problem induced in a conventional NIL process. Success of the room temperature NIL relies on the accurate understand of the mechanical behavior of the polymer. Since a conventional NIL process has to heat a polymer above the glass transition temperature to deform the physical shape of the polymer with a mold pattern, viscoelastic property of polymer have major effect on the NIL process. However, rate dependent behavior of polymer is important in the room temperature NIL process because a mold with engraved patterns is rapidly pressed onto a substrate coated with the polymer by the hydraulic equipment. In this paper, finite element analysis of the room temperature NIL process is performed with considering the strain rate dependent behavior of the polymer. The analyses with the variation of imprinting speed and imprinting pattern are carried out in order to investigate the effect of such process parameters on the room temperature NIL process. The analyses results show that the deformed shape and imprint force is quite different with the variation of punch speed because the dynamic behavior of the polymer is considered with the rate dependent plasticity model. The results provide a guideline for the determination of process conditions in the room temperature NIL process.

• 동굴
• /
• 제77호
• /
• pp.21-30
• /
• 2007

Photo-lithography lies in the middle of the wafer fabrication process. It is often considered as the most critical step in the IC process. We use a mask in exposure steps of the photo-lithography. Typically, 20 to 25 different levels of masks are required to complete an IC device. That means, if a photo process can be developed with the use of only one photo mask, we can reduce more process cost. To satisfy this, we plan to develop an alternative photo mask. For this reason, we chose to use a LCD. We expect to develop a LCD panel that can be changed by electrical control. This is the main idea about the adjustive photo mask. The Photo mask made of LCD panel will replace the former one.

• 반도체디스플레이기술학회지
• /
• 제18권1호
• /
• pp.38-41
• /
• 2019

Proton beam writing is a direct writing lithography technique for semiconductor fabrication process. The advantage of this technique is that the proton beam does not scatter as they travel through the matter and therefore maintain a straight path as they penetrate into the resist. The experiment has been carried out at Accelerator Mass Spectrometry facility. The focused proton beam with the fluence of $100nC/mm^2$ was exposed on the PMMA coated silicon sample to make a pattern on a photo resist. The results show the potential of proton beam writing as an effective way to produce semiconductor fabrication process.

• 한국재료학회지
• /
• 제19권4호
• /
• pp.224-227
• /
• 2009

Nanofabrication is an essential process throughout industry. Technologies that produce general nanofabrication, such as e-beam lithography, dip-pen lithography, DUV lithography, immersion lithography, and laser interference lithography, have drawbacks including complicated processes, low throughput, and high costs, whereas nano-transfer printing (nTP) is inexpensive, simple, and can produce patterns on non-plane substrates and multilayer structures. In general nTP, the coherency of gold-deposited stamps is strengthened by using SAM treatment on substrates, so the gold patterns are transferred from stamps to substrates. However, it is hard to apply to transfer other metallic materials, and the existing nTP process requires a complicated surface treatment. Therefore, it is necessary to simplify the nTP technology to obtain an easy and simple method for fabricating metal patterns. In this paper, asnTP process with poly vinyl alcohol (PVA) mold was proposed without any chemical treatment. At first, a PVA mold was duplicated from the master mold. Then, a Mo layer, with a thickness of 20 nm, was deposited on the PVA mold. The Mo deposited PVA mold was put on the Si wafer substrate, and nTP process progressed. After the nTP process, the PVA mold was removed using DI water, and transferred Mo nano patterns were characterized by a Scanning electron micrograph (SEM) and Energy Dispersive spectroscopy (EDS).

• 한국재료학회:학술대회논문집
• /
• 한국재료학회 2011년도 춘계학술발표대회
• /
• pp.37.2-37.2
• /
• 2011

반도체공정에서 Photo-lithography는 특정 광원을 사용하여 구현하고자 하는 패턴을 기판상에 형성하는 기술이다. 이러한 Photo-lithography 공정에서는 패턴이 형성되어 있는 마스크가 핵심적인 역할을 하며 반도체소자의 전체적인 성능을 결정한다. 이에 따라 Photo-lithography용 마스크에 사용되는 Blank 마스크는 Defect의 최소화 및 우수한 평탄도 등의 조건들이 요구되고 있다. 이러한 Blank 마스크 재료로 광원을 효율적으로 투과시키는 성질이 우수하고 다른 재료에 비해 열팽창계수가 작은 석영기판이 사용되고 있다. 석영 기반의 마스크는 UV Lithography에서 주로 사용되고 있으며 그 밖에 UV-NIL (Nano Imrpint Lithography), EUVL (Extreme Ultra Violet Lithography) 등에도 이용되고 있다. 석영기판을 가공하여 Blank 마스크로 제작하기 위해 석영기판의 Lapping/Polishing 등이 핵심기술이며 현재 일본에서 전량 수입에 의존하고 있어, 이에 대한 연구의 필요성이 절실한 상황이다. 본 연구에서는 Blank 마스크제작을 위한 석영기판의 Polishing 공정에 사용되는 Ceria Slurry의 특성 연구 및 이에 따른 연마평가를 실시하였으며 첨가제의 조건에 따른 pH/Viscosity/Stability 등의 물리적인 특성을 관찰하여 석영기판 Polishing에 효율적인 Ceria slurry의 최적조건을 도출했다. 또한, 조건에 따른 Slurry의 정확한 분석을 위해 Zeta Potential Analyzer를 이용하여 연마입자의 크기 및 Zeta Potential에 대한 평가를 실시한 후 연마제와 석영기판의 Interaction force를 측정하였다. 상기 실험에 의해 얻어진 최적화된 연마 공정 조건하에서 Ceria slurry를 사용하여 연마평가를 실시함으로써 Removal Rate/Roughness 등의 결과를 관찰하였다. 본 연구를 통해 반도체 photo mask 제작을 위한 Ceria slurry의 주요특성을 파악하고 석영기판의 Polishing에 효율적인 조건을 도출함으로써 Lithography 마스크를 효율적으로 제작할 수 있을 것으로 예상된다.