• Journal of the Korean Vacuum Society
• /
• v.12 no.3
• /
• pp.182-192
• /
• 2003

A new Monte Carlo (MC) simulator for electron beam lithography process in the multi-layer resists and compound semiconductor substrates has been developed in order to fabricate and develop the high-speed PHEMT devices for millimeter-wave frequencies. For the accurate and efficient calculation of the transferred and deposited energy distribution to the multi-component and multi-layer targets by electron beams, we newly modeled for the multi-layer resists and heterogeneous multi-layer substrates. By this model, the T-shaped gate fabrication process by electron beam lithography in the PHEMT device has been simulated and analyzed. The simulation results are shown along with the SEM observations in the T-gate formation process, which verifies the new model in this paper.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2016.02a
• /
• pp.347.2-347.2
• /
• 2016

Recently, in order to improve the performance of the colloidal quantum dot solar cells (CQDSCs), various efforts such as the modification of the cell architecture and surface treatment for quantum dot (QD) passivation have been made. Especially, the incorporation of halides into the QD matrix was reported to improve the performances significantly via passivating QD trap states that lower the life-time of the minority-carrier. In this work, we fabricated a lead sulfide (PbS) QD bilayer treated with different ligands and utilized it as a photoactive layer of the CQDSCs. The bottom and top PbS layer was treated using metal iodide ($MI_x$ and butanedithiol (BuDT), respectively. All the depositions and ligand treatments were carried out in air using layer-by-layer spin-coating process. The fabrication of the active layers as well as the n-type zinc oxide (ZnO) layer was successfully carried out on the bendable indium-tin-oxide (ITO)-coated polyethylene terephthalate (PET) substrate, which implies that this technique can be applied to the fabrication of flexible and/or wearable solar cells. The power conversion efficiency (PCE) of the CQDSCs with the architecture of $PET/ITO/ZnO/PbS-MI_x/PbS-BuDT/MoO_x/Ag$ reached 4.2 %, which is significantly larger than that of the cells with single QD (PbS-BuDT) layer.

• Journal of Powder Materials
• /
• v.25 no.2
• /
• pp.99-103
• /
• 2018

Spherical monosized pure aluminum (Al) particles are successfully fabricated by the pulsated orifice ejection method (POEM). The surface reaction between Al and the graphite crucible is investigated by analysing the microstructure and chemical composition of the materials. No significant chemical reaction occurs between Al and the graphite owing to the crystalline Al oxide (${\gamma}-Al_2O_3$) layer generated in the initial state. The ${\gamma}-Al_2O_3$ layer is clearly observed in all regions between the Al particles and graphite via transmission electron microscopy and confirmed by the selected area diffraction pattern. The morphology of the ${\gamma}-Al_2O_3$ layer perfectly follows the surface morphology of the graphite crucible, which showed nanoscale roughness. This implies that molten Al could not directly contact graphite even though the surface of the crucible became rough to some extent. However, this passivation phenomenon allowed the successful fabrication of monosized pure Al particles. Therefore, POEM is a useful process at least to manufacture monosized pure Al particles.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2006.08a
• /
• pp.1214-1218
• /
• 2006

We introduced simple fabrication process for field emission devices based on carbon nanotubes (CNTs) emitters. Instead of using the ITO material as a transparent electrode, a metal (Au) with thickness of 5-20nm was used. Moreover, the ITO patterning process was eliminated by depositing metal layer, before the CNT printing process. In addition, the thin metal layer on photo resist (PR) layer was used as UV block. We fabricated the CNT field emission arrays of triode structure with simple process. And I-V characteristics of field emission arrays were measured. The maximum current density of $254{\mu}A/cm2$ was achieved when the gate and the anode voltage was kept 150V and 3000V, respectively. The distance between anode and cathode was kept constant.

• Proceedings of the IEEK Conference
• /
• 2000.11b
• /
• pp.17-20
• /
• 2000

We have enhanced the yield of 0.25 ${\mu}{\textrm}{m}$ T-gate $Al_{0.25}$G $a_{0.75}$As/I $n_{0.2}$G $a_{0.8}$As P-HEMT using three-layer E-beam lithography process and selective etching process. The three-layer resist structure (PMMA/copolymer/ PMMA=2000 $\AA$/3000 $\AA$/2000 $\AA$) and three developers (Benzene：IPA=1：1,Methanol：IPA =1：1,MIBK：IPA=1：3) were used for fabrication of a wide-head T-gate by the conventional double E-beam exposure technology. Also 1 wt% citric acid： $H_2O$$_2$：N $H_{4}$OH(200m1：4ml：2.2ml) solution were used for uniform gate recess. The etching selectivity of GaAs over $Al_{0.25}$G $a_{0.75}$As is measured to be 80. So these P-HEMT processes can be used in X-band MMIC LNA fabrication.ion.ion.ion.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.28A no.11
• /
• pp.902-909
• /
• 1991

A reproducible selective dry etch process of GaAs/AlGaAs Heterostructures for High Electron Mobility Transistor(HEMT) Device fabrication is developed. Using RIE mode with $CCl_{2}F_{2}$ as the basic process gas, the observed etch selectivity of GaAs layer with respect to GaAs/$Al_{0.3}Ga_{0.7}$As is about 610:1. Severe polymer deposition problem, parialy generated from the use of $CCl_{2}F_{2}$ gas only, has been significantly reduced by adding a small amount of He gas or by $O_{2}$ plasma ashing after etch process. In order to obtain an optimized etch process for HEMT device fabrication, we com pared the properties of the wet etched Schottky contact with those of the dry etched one, and set dry etch condition to approach the characteristics of Schottky diode on wet etched surface. By applying the optimized etch process, the fabricated HEMT devices have the maximum transconductance $g_{mext}$ of 224 mS/mm, and have relatively uniform distribution across the 2inch wafer in the value of 200$\pm$20mS/mm.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2006.05a
• /
• pp.143-144
• /
• 2006

In this paper, we proposed XP KMPR-1050 negative tone resist to replace SU-8 resist for multi-layer micro-structures and thick plating mold fabrication using UV-LIGA process. XP KMPR resist proposed in this paper can be easily striped using a common stripping solution such as NMP without damage of micro-structure. The conditions for the fabrication of XP KMPR micro-structure were optimized by adjustment of exposure and post-exposure bake(PEB). The $140{\mu}m$ -thick and an aspect ratio at least 10 micro-structure and multi-layer structures were successfully fabricated through the process conditions. Through-mold electroplating and PR striping of XP KMPR has been successfully demonstrated.

• Journal of the Korean institute of surface engineering
• /
• v.43 no.5
• /
• pp.248-254
• /
• 2010

Porous $Al_2O_3$ film can be utilized as template for fabrication of nano-structured materials. Porous anodic alumina layer as template was prepared by anodization of aluminum in oxalic acid, and the pore diameter and barrier-type alumina layer can be controlled for proper anodizing parameter by widening process in $H_3PO_4$ solution. The $SiO_2$ nanodot and Ni nanowire was fabricated using anodic alumina template and their characteristics were investigated using SEM and TEM with EDS. Especially the growth mechanism of $SiO_2$ nanodot in alumina membrane compared with thinning of the alumina barrier layer during anodization was also investigated.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.53 no.10
• /
• pp.546-550
• /
• 2004

Two fabrication approaches are proposed to planarize the sacrificial layer over hollow structures. One is the photoresist filling method that makes use of photolithography, thermal curing and plasma ashing. The other is the lamination method that is applying pressure and temperature to the organic film over the hollow structures. The fabrication results are compared with those of CMP process. Trenches and cavities with various dimensions have been made for the porposed process. Upon measuring the planarization levels, they are dependent on planarization methods and the geometrical size of hollow structures. The photoresist filling method is so strongly dependent on the width and depth of trenches that we have problems to use it for large dimensional trenches. To the contrary, the flatness of sacrificial layer over the trenches was found to be almost independent of trench dimensions for the lamination method. A CMP process shows the most excellent results, but the fabrication is complicated and the access to it is not so easy. It is important to choose the proper planarization method by considering the required flatness levels, materials to be planarized, and connection between the planarization step and the previous or the following process of it.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2012.02a
• /
• pp.418-418
• /
• 2012

We fabricated a new type of hybrid film using molecular layer deposition (MLD). The MLD is a gas phase process analogous to atomic layer deposition (ALD) and also relies on a saturated surface reaction sequentially which results in the formation of a monolayer in each sequence. In the MLD process, polydiacetylene (PDA) layers were grown by repeated sequential surface reactions of titanium tetrachloride and 2,4-hexadiyne-1,6-diol with ultraviolet (UV) polymerization under a substrate temperature of $100^{\circ}C$. Ellipsometry analysis showed a self-limiting surface reaction process and linear growth of the hybrid films. Polymerization of the hybrid films was confirmed by infrared (IR) spectroscopy and UV-Vis spectroscopy. Composition of the films was confirmed by IR spectroscopy and X-ray photoelectron (XP) spectroscopy. The titanium oxide cross-linked polydiacetylene (TiOPDA) hybrid films exhibited good thermal and mechanical stabilities.