• Title/Summary/Keyword: high frame rate

Search Result 392, Processing Time 0.028 seconds

A Study on the Fire Resistance Performance of Wood Framed Lightweight Wall which Including a Middle Lintel (중인방을 포함한 목골조 경량벽체의 내화성능에 관한 연구)

  • Yeo, In-Hwan;Cho, Bum-Yean;Min, Byung-Yeol;Yoon, Myung-O
    • Fire Science and Engineering
    • /
    • v.25 no.3
    • /
    • pp.91-98
    • /
    • 2011
  • This study is about fire resistance performance of wood framed lightweight wall including a middle lintel as a traditional wall form in Korea. The target wall is non-loadbearing system which constructed with $38{\times}89$ mm ($2"{\times}4"$) wood frame and fireproof gypsum board covering, including a middle lintel made of $150{\times}150$ mm section glue-laminated timber. As a test results, all specimens have showed fire resistant performance over 90 minutes and tests were maintained until flame occuring on Specimen-l, 2, 3 at 91 min, 97 min and 98 min respectively. Fire resistance of the heat side gypsum board was 45 minutes and charring rate of middle lintel was equivalant with that of usual timber. The wood stud inside wall system showed relatively quick combution characteristic when exposed to high temperature with no temperature rising delaying time caused by moisture evaporation because of the dehydration preceded during the early period of fire side gypsum board resist to heat.

A study on the Throughput Guarantee with TCP Traffic Control (전송률 보장을 위한 TCP 트래픽 제어에 관한 연구)

  • Lee, Myun-Sub
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.11 no.3
    • /
    • pp.303-308
    • /
    • 2016
  • Recently, as the rapid development of network technology and the increase of services required high bandwidth such as multimedia service, the network traffic dramatically increases. This massive increase of network traffic causes some problems such as the degradation of QoS and the lack of network resources and, to solve these problems, various research to guarantee QoS have been performing. Currently, The most representative method to guarantee the QoS is the DiffServ(: Differentiated Service). The DiffServ defines the AF(: Assured Forwarding) PHB(: Per Hop Behavior) and statistically ensures the throughput over the certain level of data rate. However, the TCP congestion control method that make up the majority of the Internet traffic is not fundamentally suitable to the DiffServ that guarantees the throughput without managing the individual flow. Therefore, in this paper, we present this mismatch through the simulation as an example and propose the solution by controlling the TCP of the terminal in the network. The proposed scheme utilizes the information of the reception window size included in the ACK frame and does not require any modification of the TCP algorithms currently in use.

A Primary Channel Selection Scheme for Wideband WLAN V2X Communication (무선랜 기반 광대역 V2X 통신에서의 채널 접근 동작을 위한 주 채널 설정 기법)

  • Hong, Hanseul;Kim, Ronny Yongho;Ahn, Woojin
    • Journal of Advanced Navigation Technology
    • /
    • v.23 no.6
    • /
    • pp.589-596
    • /
    • 2019
  • With the proliferation of intelligent transportation system (ITS) with dedicated short-range communication (DSRC) deployment, there are various applications requiring different throughput and reliability performance. To meet the enhanced throughput requirements in newly generated applications, IEEE 802.11bd is proposed to standardize for support of enhanced throughput and latency, preserving the fairness with previously deployed WLAN V2X devices. One of the main features of IEEE 802.11 bd is 20 MHz transmission to support the high data rate. In this paper, the primary channel selection method is proposed to guarantee the fairness with frame transmissions with 10 MHz bandwith including communications in WLAN V2X devices deployed with IEEE 802.11p. Simulation shows that the proposed channel access method for 20 MHz transmission with primary selection preserves the fairness without the change of channel access method in wide-band transmission.

Bacillus cereus ASK-202에서 cloning 된 agarase의 물리 ${\cdot}$ 화학적 특성

  • Hwang, Seon-Hui;Ha, Sun-Deuk;Kim, Bong-Jo;Gong, Jae-Yeol
    • 한국생물공학회:학술대회논문집
    • /
    • 2002.04a
    • /
    • pp.534-537
    • /
    • 2002
  • An agarase gene from Bacillus cereus ASK202 was expressed in high levels by E. coli BL21(DE3)/pEBA1 using pET28a(+) vector system with the inducible T7 promoter in the presence of isopropyl- ${\beta}$ -thiogalactopyranoside. The open reading frame encodes 761 amino acid residues with a calculated molecular weight of 83,300 daltons and a potential signal peptide about 36 amino acid residues at the N-terminus. E. coli BL21(DE3)/pEBA1 produce 1280 unit/ ${\ell}$ of agarase. The optimum physical condition for the agarase activity was pH 5.6, and $40^{\circ}C$, respectively. The agarase activity was stable up pH $4.0{\sim}9.0$ and $4{\sim}40^{\circ}C$. The km and maximum rate of metabolism for agar were 0.068mg/$m{\ell}$ and 0.094mg/$m{\ell}{\cdot}min$, respectively.

  • PDF

Effective Transmission System of Multimedia Services using Eureka-147 DAB (Eureka-147 DAB를 통한 멀티미디어 서비스의 효율적인 전송시스템)

  • Na, Nam-Woong;Baek, Sun-Hye;Hong, Sung-Hoon;Lee, Hyun;Lee, Bong-Ho;Lee, Soo-In
    • Journal of Broadcast Engineering
    • /
    • v.8 no.1
    • /
    • pp.72-79
    • /
    • 2003
  • The Eureka-147 Digital Audio Broadcasting(DAB) system is the new international standard for mobile broadcasting services including high-quality audio, program associated data and other multimedia data. In this paper, we design the transport frame structures for the mobile multimedia services by using the configuration of the Eureka-147 DAB multiplex and MPEG system specifications, and then compare their performances in terms of functionality and overhead. Especially, we suggest and analyze the effective transport structures, which are improved in the efficiency of media multiplexing architecture, by removing the functionally overlapped parts between DAB and MPEG systems. In addition, we evaluate the transmission environments of various DAB data channels and demonstrate the transmission error effects on the low bit rate video stream.

Infrared Spectro-Polarimeter of the Solar Flare Telescope at NAOJ

  • Hagino, Masaoki;Sakurai, Takashi;Hanaoka, Yoichiro;Shinoda, Kazuya;Noguchi, Motokazu;Miyashita, Masakuni;Fukuda, Takeo;Suzuki, Isao;Arai, Takehiko;Takeyama, Norihide
    • The Bulletin of The Korean Astronomical Society
    • /
    • v.36 no.2
    • /
    • pp.85.2-85.2
    • /
    • 2011
  • A new infrared spectro-polarimeter was installed in 2008 onto the Solar Flare Telescope of NAOJ in the Mitaka headquarters. The Solar Flare Telescope had been operated previously as a filter-based magnetograph and obtained vector magnetograms of active regions with the Fe I 630.3nm line during 1992 - 2005. The aim of this new instrument is to measure the distribution of magnetic helicity over the whole Sun and for an extended period with high magnetic sensitivity in the infrared wavelengths. This spectro-polarimter is able to obtain polarizations in both photospheric and chromospheric layers. In order to take full Stokes profiles, we observe Fe I 1564.8 nm and He I 1083.0 nm lines (with the neighboring photospheric Si line) for the photospheric and chromospheric magnetic field vectors, respectively. The infrared detector of this instrument is a $640{\times}512$-pixel InGaAs camera produced by a Belgian company Xenics. The frame rate of the camera is 90 frames/sec. The 640-pixel row of this camera is set along the spectrograph slit of the polarimeter. Since the slit only covers the solar hemisphere, a full disk map is obtained by raster scanning the solar disk twice. A magnetic map is made of about $1200{\times}1200$ pixels with a pixel size of 1.8 arcsec. It generally takes 1.5 hours to scan the whole Sun. Although some issues on the instrument calibration still remain, a few maps of the whole Sun at the two wavelengths are now taken daily. In this presentation, we will introduce the instrument and present some observational results.

  • PDF

Cyclic testing of chevron braced steel frames with IPE shear panels

  • Zahrai, Seyed Mehdi
    • Steel and Composite Structures
    • /
    • v.19 no.5
    • /
    • pp.1167-1184
    • /
    • 2015
  • Despite considerable life casualty and financial loss resulting from past earthquakes, many existing steel buildings are still seismically vulnerable as they have no lateral resistance or at least need some sort of retrofitting. Passive control methods with decreasing seismic demand and increasing ductility reduce rate of vulnerability of structures against earthquakes. One of the most effective and practical passive control methods is to use a shear panel system working as a ductile fuse in the structure. The shear Panel System, SPS, is located vertically between apex of two chevron braces and the flange of the floor beam. Seismic energy is highly dissipated through shear yielding of shear panel web while other elements of the structure remain almost elastic. In this paper, lateral behavior and related benefits of this system with narrow-flange link beams is experimentally investigated in chevron braced simple steel frames. For this purpose, five specimens with IPE (narrow-flange I section) shear panels were examined. All of the specimens showed high ductility and dissipated almost all input energy imposed to the structure. For example, maximum SPS shear distortion of 0.128-0.156 rad, overall ductility of 5.3-7.2, response modification factor of 7.1-11.2, and finally maximum equivalent viscous damping ratio of 35.5-40.2% in the last loading cycle corresponding to an average damping ratio of 26.7-30.6% were obtained. It was also shown that the beam, columns and braces remained elastic as expected. Considering this fact, by just changing the probably damaged shear panel pieces after earthquake, the structure can still be continuously used as another benefit of this proposed retrofitting system without the need to change the floor beam.

Single Board Realtime 2-D IIR Filtering System (실시간 2차원 디지털 IIR 필터의 구현)

  • Jeong, Jae-Gil
    • The Journal of Engineering Research
    • /
    • v.2 no.1
    • /
    • pp.39-47
    • /
    • 1997
  • This paper presents a single board digital signal processing system which can perform two-dimensional (2-D) digital infinite impulse response (IIR) filtering in realtime. We have developed an architecture to provide not only the necessary computational power but also a balance of the system input/output and computational requirements. The architecture achieves large system throughput by using highly parallel processing at both the system and processor levels. It reduces system data communication requirements significantly by taking advantage of a custom-designed processor and by providing each processor with its own input and ouput channel. After system initialization, almost 100 percent of the time is used for data processing. Data transfers occur concurrently with data processing. The functional level simulation reveals that the system throughput can reach as high as one pixel per system cycle. With only 10MHz clock frequency system, it can implement up to fourth order 2-D IIR filters for video-rate data ($512\times512$ pixels per frame at 30 frames per second). If we increase the system frequency, the system can be used for the preprocessing and postprocessing of video signal of HDTV.

  • PDF

A Hardware Implementation of Pyramidal KLT Feature Tracker (계층적 KLT 특징 추적기의 하드웨어 구현)

  • Kim, Hyun-Jin;Kim, Gyeong-Hwan
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.46 no.2
    • /
    • pp.57-64
    • /
    • 2009
  • This paper presents the hardware implementation of the pyramidal KLT(Kanade-Lucas-Tomasi) feature tracker. Because of its high computational complexity, it is not easy to implement a real-time KLT feature tracker using general-purpose processors. A hardware implementation of the pyramidal KLT feature tracker using FPGA(Field Programmable Gate Array) is described in this paper with emphasis on 1) adaptive adjustment of threshold in feature extraction under diverse lighting conditions, and 2) modification of the tracking algorithm to accomodate parallel processing and to overcome memory constraints such as capacity and bandwidth limitation. The effectiveness of the implementation was evaluated over ones produced by its software implementation. The throughput of the FPGA-based tracker was 30 frames/sec for video images with size of $720{\times}480$.

Design of a CMOS Image Sensor Based on a 10-bit Two-Step Single-Slope ADC (10-bit Two-Step Single Slope A/D 변환기를 이용한 고속 CMOS Image Sensor의 설계)

  • Hwang, Inkyung;Kim, Daeyun;Song, Minkyu
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.11
    • /
    • pp.64-69
    • /
    • 2013
  • In this paper, a high-speed CMOS Image Sensor (CIS) based on a 10-bit two-step single-slope A/D converter is proposed. The A/D converter is composed of both a 5-bit coarse ADC and a 6-bit fine ADC, and the conversion speed is 10 times faster than that of the single-slope A/D converter. In order to have a small noise characteristics, further, a Digital Correlated Double Sampling(D-CDS) is also discussed. The proposed A/D converter has been fabricated with 0.13um 1-poly 4-metal CIS process, and it has a QVGA($320{\times}240$) resolution. The fabricated chip size is $5mm{\times}3mm$, and the power consumption is about 35mW at 3.3V supply voltage. The measured conversion speed is 10us, and the frame rate is 220 frames/s.