• Title/Summary/Keyword: gate-leakage current

Search Result 332, Processing Time 0.025 seconds

Preparation and Characterization of Plasma Polymerized Methyl Methacrylate Thin Films as Gate Dielectric for Organic Thin Film Transistor

  • Ao, Wei;Lim, Jae-Sung;Shin, Paik-Kyun
    • Journal of Electrical Engineering and Technology
    • /
    • v.6 no.6
    • /
    • pp.836-841
    • /
    • 2011
  • Plasma polymerized methyl methacrylate (ppMMA) thin films were deposited by plasma polymerization technique with different plasma powers and subsequently thermally treated at temperatures of 60 to $150^{\circ}C$. To find a better ppMMA preparation technique for application to organic thin film transistor (OTFT) as dielectric layer, the chemical composition, surface morphology, and electrical properties of ppMMA were investigated. The effect of ppMMA thin-film preparation conditions on the resulting thin film properties were discussed, specifically O-H site content in the pMMA, dielectric constant, leakage current density, and hysteresis.

Computer Simulation for High Voltage Thyristor Fabrication (고전압 사이리스터 제작을 위한 Computer Simulation)

  • Kim, Sang-Cheol;Kim, Eun-dong;Kim, Nam-kyun;Bahng, Wook
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.243-246
    • /
    • 2001
  • Thyristor devices have 3-dimensional complicated structure and were sensitive to temperature characteristics. Therefore, it was difficult to optimize thyristor devices design. We have to consider many design parameter to characterize, and trade-off relations. The important parameters to design thyristor devices are cathode structure, effective line width, cathode-emitter shunt structure, gate structure, doping profile and carrier lifetime. So, we must consider that these design parameters were not acted separately. However, there are many difficulties to determine optimized design parameters by experiment. So, We used specific design software to design thyristor devices, and estimated the thyristor devices characteristics.

  • PDF

Improvement of Thin-Gate Oxide using Nitridation and Reoxidation (질화와 재산화를 이용한 얇은 게이트 산화막의 질적 향상)

  • 이정석;장창덕;이용재
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 1998.11a
    • /
    • pp.1-4
    • /
    • 1998
  • In this paper, we have studied a variation of I-V characteristics, and time-dependent dielectric breakdown(TDDB) of thin layer NO and ONO film depending on nitridation and reoxidation time, respectively, and measured a variation of leakage current and charge-to-breakdown(Q$\_$bd/) of optimized NO and ONO film depending on ambient temperature, and then compared with the properties of conventional SiO$_2$. From the results, we find that these NO and ONO thin films are strongly influenced by process time and the optimized ONO film shows superior dielectric characteristics, and Q$\_$bd/ performance over the NO film and SiO$_2$, while maintaining a similar electric field dependence compared with NO layer.

  • PDF

Electrical Applications of OTFTs

  • Kim, Seong-Hyun;Koo, Jae-Bon;Lim, Sang-Chul;Ku, Chan-Hoi;Lee, Jung-Hun;Zyung, Tae-Hyoung
    • Proceedings of the Polymer Society of Korea Conference
    • /
    • 2006.10a
    • /
    • pp.170-170
    • /
    • 2006
  • [ ${\pi}-conjugated$ ] organic and polymeric semiconductors are receiving considerable attention because of their suitability as an active layer for electronic devices. An organic inverter with a full swing and a high gain can be obtained through the good qualities of the transfer characteristics of organic thin-film transistors (OTFTs); for example, a low leakage current, a threshold voltage ($V_{th}$) close to 0 V, and a low sub-threshold swing. One of the most critical problems with traditional organic inverters is the high operating voltage, which is often greater than 20 V. The high operating voltage may result in not only high power consumption but also device instabilities such as hysteresis and a shift of $V_{th}$ during operation. In this paper, low-voltage and little-hysteresis pentacene OTFTs and inverters in conjunction with PEALD $Al_{2}O_{3}\;and\;ZrO_{2}$ as the gate dielectrics are demonstrated and the relationships between the transfer characteristics of OTFT and the voltage transfer characteristics (VTCs) of inverter are investigated.

  • PDF

Low-operating voltage Pentacene FETs with High dielectric constant polymeric gate dielectrics and its hyteresis behavior

  • Park, Chan-Eon
    • Proceedings of the Polymer Society of Korea Conference
    • /
    • 2006.10a
    • /
    • pp.168-168
    • /
    • 2006
  • Low-operating voltage organic field-effect transistors (OFETs) have been realized with high dielectric constant (${\kappa}$) polymer such as cyanoethylated poly vinyl alcohol (CR-V, ${\kappa}=12$). Since the $high-{\kappa}$polymers are likely to contain water and ionic impurities, large hysteresis and considerable leakage current are frequently observed in OFETs. To solve these problems, we cross-linked the CR-V by using a cross-linking agent. Cross-linked CR-V dielectrics showed high dielectric constant of 11.1 and good insulating properties, resulting in a high capacitance ($81nF/cm^{2}$ at 1MHz) at 120 nm of dielectric thickness. Pentacene FETs with cross-linked CR-V dielectrics exhibited high carrier mobility ($0.72\;cm^{2}/Vs$), small subthreshold swing (185 mV/dec) and little hysteresis at low-operating voltage (${\Leq}-3V$).

  • PDF

Development of Organic-Inorganic Hybrid Dielectric for Organic Thin Film Transistors

  • Jeong, Sun-Ho;Kim, Dong-Jo;Lee, Sul;Park, Bong-Kyun;Moon, Joo-Ho
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.1115-1118
    • /
    • 2006
  • Using a thermally-crosslinkable organosiloxane-based organic-inorganic hybrid material, solution processable gate dielectric layer for organic thin-film transistors (OTFTs) have been fabricated. The hybrid dielectrics are synthesized by the sol-gel process, followed by the heat-treatment at $190{\bullet}\;.{\bullet}$ To investigate the electrical property of hybrid dielectric, leakage current behavior and capacitance were measured. To fabricate coplanar-type OTFTs, Au/Cr electrode was deposited onto the heavily doped silicon substrate with the organic-inorganic hybrid dielectric layer and then ${\alpha},{\omega}-dihexylquaterthiophene$ was drop-cast between source and drain electrical performance of the fabricated transistor.

  • PDF

The characteristics of Organic Thin Film Transistors with high-k dielectrics

  • Kim, Chang-Su;Kim, Woo-Jin;Jo, Sung-Jin;Baik, Hong-Koo
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2005.07b
    • /
    • pp.1288-1290
    • /
    • 2005
  • We report on the structural and electrical properties of amorphous Yttria-stabilized zirconia (YSZ) thin films which are the potential high-k gate dielectric material of organic thin film transistor (OTFT). To investigate the influence of the oxygen flow rate on the structural and electrical properties of the YSZ films, XRD, XPS, J-E, I-V were carried out in this work. Oxygen vacancies are expected to be the most predominant type of defect in metal-oxide dielectrics. The leakage current density decreased mainly because of the reduction of oxygen vacancies with increasing oxygen flow rate.

  • PDF

Fabrications and properties of MFIS structure using AIN buffer layer (AIN 버퍼층을 사용한 MFIS 구조의 제작 및 특성)

  • 정순원;김용성;이남열;김진규;정상현;김광호;유병곤;이원재;유인규
    • Proceedings of the IEEK Conference
    • /
    • 2000.11b
    • /
    • pp.29-32
    • /
    • 2000
  • Meta1-ferroelectric-insulator-semiconductor(MFIS) devices using Pt/LiNbO$_{3}$/AIN/Si structure were successfully fabricated. AIN thin films were made into metal-insulator-semiconductor(MIS) devices by evaporating aluminum in a dot array on the film surface. The dielectric constant of the AIN film calculated from the capacitance in the accumulation region in the capacitance-voltage(C-V ) characteristic is 8. The gate leakage current density of MIS devices using a aluminum electrode showed the least value of 1$\times$10$^{-8A}$ $\textrm{cm}^2$ order at the electric field of 500㎸/cm. A typica] value of the dielectric constant of MFIS device was about 23 derived from 1MHz capacitance-voltage (C-V) measurement and the resistivity of the film at the field of 500㎸/cm was about 5.6$\times$ 10$^{13}$ $\Omega$.cmcm

  • PDF

Formations and properties of MFIS structure using $LiNbO_3/Si_3N_4$ structure ($LiNbO_3/Si_3N_4$ 구조를 이용한 MFIS 구조의 형성 및 특성)

  • 김용성;정상현;정순원;이남열;김진규;김광호;유병곤;이원재;유인규
    • Proceedings of the IEEK Conference
    • /
    • 2000.11b
    • /
    • pp.221-224
    • /
    • 2000
  • We have successfully demonstrated metal-ferroel-ectric-insulator-semiconductor (MFIS) devices using Al/LiNbO$_{3}$/SiN/Si structure. The SiN thin films were made into metal -insulator- semiconductor (MIS) devices by thermal evaporation of aluminum source in a dot away on the surface. The interface property of MFIS from 1MHz & quasistatic C-V is good and the memory window width is about 1.5V at 0.2V/s signal voltage sweep rate. The gate leakage current density of MFIS capacitors using a aluminum electrode showed the least value of 1x10$^{-8}$ A/$\textrm{cm}^2$ order at the electric field of 300㎸/cm. And the XRD patterns shows the probability of applications of LN for MFIS devices for FeRAMs on amorphous SiN buffer layer.

  • PDF

Development of Analysis Simulation Tool of High-Energy Ion Implantation Process for GSI MOS Transistor (GSI급 MOS Transistor 개발을 위한 HEI (High-Energy Ion Implantation) 공정 분석 시뮬레이터 개발)

  • 손명식;박수현;이영직;권오근;황호정
    • Proceedings of the IEEK Conference
    • /
    • 1999.06a
    • /
    • pp.946-949
    • /
    • 1999
  • In this research we have developed a reliable, effective and feasible HEI(High-Energy Ion Implantation) process 3D-simulation tool, and then by using it we can predict and analyze the effect of HEI process on characteristics of the standard CMOS device. high-energy ion implantation above 200 keV is inevitable process to form retrograde well and buried layer to prevent leakage current, to conduct field implant for field isolation, and to perform after-gate implantation. The feasible analysis tool is a product of the HEI process modeling verified by comparison of the SIMS experiments with the simulation results. Especially, in this paper, we present the predicting capability of HEI-induced impurity and damage profiles compared with the published SIMS data in order to acquire the reliability of our results ranging from few keV to several MeV for phosphorus and boron implantation.

  • PDF