• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.59 no.5
• /
• pp.1005-1009
• /
• 2010

This paper presents a digitally-controlled filter calibration technique for biquad RC filter using self oscillation. The biquad RC filter is converted to a fully-differential ring oscillator by changing its resistor connections, where the oscillation frequency reflects the cut-off frequency. The proposed calibration circuit measures the oscillation frequency by counting with a fixed higher-frequency clock and then tunes it to a desired frequency with a digital frequency-locked loop including a PI controller. Because the proposed circuit directly measures the cut-off frequency of the filter itself and calibrates it with the small area digital circuits, the area and the power consumption are much small compared with conventional works. When it is implemented in a 65nm CMOS process, the calibration circuit except the filter consumes the area of 80um X 50um and power consumption is 443uA at 1.2 V supply voltage.

• Aerospace Engineering and Technology
• /
• v.4 no.2
• /
• pp.117-125
• /
• 2005

Generally, the inertial navigation and guidance unit uses AF(Analog-to-Frequency) converters which convert analog signals into frequency signals to enhance a measurement accuracy of gyroscope and accelerometer outputs. The confidence level of AF converter is guaranteed by a prudential decision of calibration procedure and a performance of periodic calibration test. In this paper, we focus on the synchronous charge balance type AF converter which has a separate positive or negative current input and its calibration method is described. The calibration tests are classified into the scale factor error calibration and the bias calibration. These tests are automatically performed by the calibration program.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.29 no.1A
• /
• pp.18-30
• /
• 2004

In this paper, the calibration problem of an asynchronous CDMA-based antenna array is studied. A new iterative calibration algorithm for antenna array in the presence of frequency offset error is presented. The algorithm is applicable to a non-linear array and does not require a prior knowledge of the (direction of arrivals) DOAs of the signals of any user, and it only requires the code sequence of a reference user. The algorithm is based on the two step procedures, one for estimating both channel and frequency offset and the other for estimating the unknown array gain and phase. Consequently, estimates of the DOAs, the multi-path impulse response of the reference signal sources, and the carrier frequency offset as well as the calibration of antenna array are provided. The performance of the proposed algorithm is investigated by means of computer simulations and is verified by using field data measured through a custom-built W-CDMA test-bed.

• Proceedings of the IEEK Conference
• /
• summer
• /
• pp.23-26
• /
• 2004

Five-port reflectometer which consists of a ring with 5 arms (two inputs, three outputs) and three RF power detectors has been used as a vector network analyser, a demodulator in the homodyne receiver as well as in Phase Looked Loop (PLL) and so on. Calibration of five-port reflectometer is an important task. In this paper, we present a calibration method of five-port for a propagation channel sounder. The method is based on measurement of the phase differences between the three voltages at the five-port's outputs in order to determine the ratio of two input incident waves. The frequency channel sounder based on five-port is calibrated for each frequency from 2.2 GHz to 2.6 GHz with 1 MHz step. This method can also determine the absolute delays of each propagation path in the propagation channel. The calibration method is validated using measurement data.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.60 no.2
• /
• pp.451-454
• /
• 2011

In this paper, a wideband clock generator using novel Automatic frequency calibration(AFC) scheme is proposed. Wideband clock generator using AFC has the advantage of small VCO gain and wide frequency band. The conventional AFC compares whether the feedback frequency is faster or slower then the reference frequency. However, the proposed AFC can detect frequency difference between reference frequency with feedback frequency. So it can be reduced an operation time than conventional methods AFC. Conventional AFC goes to the initial code if the frequency step changed. This AFC, on the other hand, can a prior state code so it can approach a fast operation. In simulation results, the proposed clock generator is designed for DisplayPort using the CMOS ring-VCO. The VCO tuning range is 350MHz, and a VCO frequency is 270MHz. The lock time of clock generator is less then 3us at input reference frequency, 67.5MHz. The phase noise is -109dBC/Hz at 1MHz offset from the center frequency. and power consumption is 10.1mW at 1.8V supply and layout area is $0.384mm^2$.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.12
• /
• pp.75-82
• /
• 2010

This paper presents a wideband ${\Delta}{\Sigma}$ fractional-N frequency synthesizer for a multi-band single chip CMOS RFIC transceivers. A wideband VCO utilizes a 6-bit switched capacitor array bank for 2340~3940 MHz frequency range. VCO frequency calibration circuit is designed for optimal capacitor bank code selection before phase locking process. It finishes the calibration process in $2{\mu}s$ over the whole frequency band. The LO generation block has selectable multiple division ratios of ${\div}2$, ${\div}16$, and ${\div}32$ to generate LO I/Q signals for T-DMB/DAB/FM Radio systems in L-Band (1173~1973 MHz), VHF-III (147~246 MHz), VFH-II (74~123 MHz), respectively. The measured integrated phase noise is quite low as it is lower than 0.8 degree RMS over the whole frequency band. Total locking time of the ${\Delta}{\Sigma}$ frequency synthesizer including VCO frequency calibration time is less than $50{\mu}s$. The wideband ${\Delta}{\Sigma}$ fractional-N frequency synthesizer is fabricated in $0.13{\mu}m$ CMOS technology, and it consumes 15.8 mA from 1.2 V DC supply.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2005.06a
• /
• pp.1040-1044
• /
• 2005

This paper presents a method for the robot localization and calibration using the ultrasonic and the radio frequency. The distance between the receiver and a beacon can be computed by using the difference between times of flight. The presented method uses the gradient of the maximum amplitude of the ultrasonic in order to measure the time of flight precisely. The measured three distances between the receiver and the beacon are used to compute the robot position by the direct inverse method and the iterated least square approximation method. This paper is defined the calibration as the problem to find the location of 3 beacons and 3 robots, and presents 3 methods for it and found the 2B2R method as the best among them.

• The Journal of the Acoustical Society of Korea
• /
• v.41 no.1
• /
• pp.1-8
• /
• 2022

This paper identifies the cause of the high frequency calibration limit of the acoustic chamber type calibrator for microphone calibration and presents a method to improve it. By using a commercial finite element analysis software, we analyzed the calibration frequency limit of the acoustic chamber type calibrator through eigen-frequency and frequency domain analysis. Based on this, we designed and fabricated an acoustic chamber type calibrator that can precisely calibrate within 1 dB from about 2 Hz to 6.4 kHz and verified its performance through experiments. The acoustic chamber type calibrator fabricated through this study has the advantage of being able to calibrate multiple microphones simultaneously in a wide frequency range, so it can be usefully used for simple calibration for multiple microphones.

• Journal of the Korea Institute of Military Science and Technology
• /
• v.24 no.4
• /
• pp.368-373
• /
• 2021

This paper presents a method of independent pulse repetition frequency(PRF) generation and control for frequency phase calibration on mono-pulse radar at a remote location. In order to generate an independent PRF signal of 320[Hz], pulse width modulation(PWM) of 16-bit timer/counter was applied. For a precision control of PRF signal, 16-bit timer/counter interrupt was changed for each period. Therefore, average frequency of PRF could be controlled by 0.0001[Hz]. To calibrate a frequency phase of mono-pulse radar at a remote location, the proposed PRF generator with a precision control of frequency was used regardless of receiving PRF signal from a radar. For the verification of the proposed PRF generator, theoretical analysis and experimental results are included.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.17 no.4
• /
• pp.568-576
• /
• 2017

This paper presents a clock and data recovery circuit with an adaptive loop bandwidth calibration scheme and the idle power saved frequency acquisition. The loop bandwidth calibration adaptively controls injection currents of the main loop with a trimmable bandgap reference circuit and trains the VCO to operate in the linear frequency control range. For stand-by power reduction of the phase detector, a clock gating circuit blocks 8-phase clock signals from the VCO and cuts off the current paths of current mode D-flip flops and latches during the frequency acquisition. 77.96% reduction has been accomplished in idle power consumption of the phase detector. In the jitter experiment, the proposed scheme reduces the jitter tolerance variation from 0.45-UI to 0.2-UI at 1-MHz as compared with the conventional circuit.