• ETRI Journal
• /
• 제41권6호
• /
• pp.760-770
• /
• 2019

Based on the growing demand for neural network technologies, various neural network inference engines are being developed. However, each inference engine has its own neural network storage format. There is a growing demand for standardization to solve this problem. This study presents interworking techniques for ensuring the compatibility of neural networks and data among the various deep learning frameworks. The proposed technique standardizes the graphic expression grammar and learning data storage format using the Neural Network Exchange Format (NNEF) of Khronos. The proposed converter includes a lexical, syntax, and parser. This NNEF parser converts neural network information into a parsing tree and quantizes data. To validate the proposed system, we verified that MNIST is immediately executed by importing AlexNet's neural network and learned data. Therefore, this study contributes an efficient design technique for a converter that can execute a neural network and learned data in various frameworks regardless of the storage format of each framework.

• 컴퓨터교육학회논문지
• /
• 제7권5호
• /
• pp.101-110
• /
• 2004

멀티미디어 분야에서는 오늘날의 시스템의 요구사항을 만족할 뿐만 아니라 미래의 데이터 공유 필요성을 만족할 수 있도록 확장될 수 있는 환경 데이터 표현 및 교환 메카니즘을 필요로 한다. 이러한 메카니즘은 표준화된 방법으로 데이터 표현 및 엑세스를 할 수 있도록 해야 한다. SEDRIS의 STF(SEDRIS Transmittal Format)는 이러한 목적을 가능케하는 표준으로써, 환경 데이터 사용자 및 생성자에게 명료하게 정의된 교환 명세를 제공한다. 본 논문에서는 SEDRIS의 표준 교환 포맷을 이용하여 상용 포맷(3DX MAX)을 정보 내용의 의미 손실없이 교환 포맷으로, 교환 포맷을 상용 포맷으로 변환하기 위한 컨버터를 개발하였다.

• 한국CDE학회논문집
• /
• 제16권2호
• /
• pp.146-155
• /
• 2011

As the seriousness of environmental pollution being on a rise, a low carbon and environment-friendly design for energy efficiency has been issued. With respect to energy in the construction industry, an adoption of BIM which is possible for the various energy performance assessments in the early design phase has been actively working on. In the most cases of energy performance assessment, the data compatibility from the lack of standard software and format became a problem and the improvement for data compatibility system has been needed. This study is to develop the IFC based IDF converter as a middleware which connects between BIM software and energy analysis software. For the building energy performance assessment, Energy Plus and IFC are selected for the standard energy analysis software and its file format. Parameters are organized by steps and the integrated material library is built so it is trying to reduce the existing problem of energy software interface as much as possible. The development of IDF Converter will promote the spread of related fields with increasing the BIM standard and the utilization of energy performance assessment.

• 한국CDE학회논문집
• /
• 제4권4호
• /
• pp.381-390
• /
• 1999

In this study, a pseudo ship structure data model for the :.hip cargo hold structure based on STEP is proposed. The proposed data model is based on Application Reference Model of AP218 Ship Structure which is the model that specifies conceptual structures and constraints used to describe the information requirements of an application. And the proposeddata model refers the Ship Common Model framework for the model architecture which is the basis for ongoing ship AP development within the ISO ship-building group and the ship product definition information model of CSDP research project for analyzing the relationship between ship structure model entities. The proposed data model includes Space, Compartment. Ship Structural System, Structural Part and Structural Feature of cargo hold. To generate this data model schema in EXPRESS format, ‘GX-Converter’was used which enables user to edit a model in EXPRESS format and convert schema file in EXPRESS format. Using this model schema, STEP physical file containing design data for ship cargo hold data structure was generated through SDAI programming. The another STEP physical file was also generated containing geometry data of ship cargo hold which was extracted and calculated by SDAI and external surface/surface intersection program. The geometry information of ship cargo hold can be then transferred to commercial CAD system, for example, Pro/Engineer. Examples of the modification of the design information are also Presented.

• ETRI Journal
• /
• 제29권5호
• /
• pp.633-640
• /
• 2007

We report an experimental demonstration of 40 Gbps all-optical 3R regeneration with all-optical clock recovery based on InP semiconductor devices. We also obtain alloptical non-return-to-zero to return-to-zero (NRZ-to-RZ) format conversion using the recovered clock signal at 10 Gbps and 40 Gbps. It leads to a good performance using a Mach-Zehnder interferometric wavelength converter and a self-pulsating laser diode (LD). The self-pulsating LD serves a recovered clock, which has an rms timing jitter as low as sub-picosecond. In the case of 3R regeneration of RZ data, we achieve a 1.0 dB power penalty at $10^{-9}$ BER after demultiplexing 40 Gbps to 10 Gbps with an eletroabsorption modulator. The regenerated 3R data shows stable error-free operation with no BER floor for all channels. The combination of these functional devices provides all-optical 3R regeneration with NRZ-to-RZ conversion.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2001년도 하계종합학술대회 논문집(4)
• /
• pp.199-202
• /
• 2001

A current TV-OUT format is quite different from that of HDTY or PC monitor in encoding techniques. In other words, a conventional analog TV uses interlaced display while HDTV or PC monitor uses Non-interlaced / Progressive-scanned display. In order to encode image signals coming from devices that takes interlaced display format for progressive scanned display, a hardware logic in which scanning and interpolation algorithms are implemented is necessary. The ELA (Edge-Based Line Average) algorithm have been widely used because it provided good characteristics. In this study, the ADI(Adaptive De-interlacing Interpolation) algorithm using to improve the algorithm which shows low quality in vertical edge detections and low efficiency of horizontal edge lines. With the De-interlacing ASIC chip that converts the interlaced Digital YUV to De-interlaced Digital RGB is designed. The VHDL is used for chip design.

• 대한방사선기술학회지:방사선기술과학
• /
• 제23권1호
• /
• pp.103-111
• /
• 2000

In recent years, medical procedures have become more complex, while financial pressures for shortened hospital stays and increased efficiency in patient care have increased. As a result, several shortcomings of present film-based systems for managing medical images have become apparent. Maintaining film space is labor intensive and consumes valuable space. Because only single copies of radiological examinations exist, they are prone to being lost or misplaced, thereby consuming additional valuable time and expense. In this paper, MINI-PACS for image archiving, transmission, and viewing offers a solution to these problems. Proposed MINI-PACS consists of mainly four parts such as Web Module, Client-Server Module, Internal Module, Acquisition Module. In addition, MINI-PACS system includes DICOM Converter that Non-DICOM file format converts standard file format. In Client-Server Module case, Proposed system is combined both SCU(Service Class User: Client) part and SCP(Service Class Provider: Server)part therefore this system provides the high resolution image processing techniques based on windows platform. Because general PACS system is too expensive for Medium and Small hospitals to install and operate the full-PACS. Also, we constructed Web Module for database connection through the WWW.

• 한국광학회지
• /
• 제16권1호
• /
• pp.27-33
• /
• 2005

본 논문에서는 반도체 광 증폭기가 삽입된 광섬유 루프 미러를 이용한 NRZ(NonReturn to Zero) 데이터에 대한 새로운 파장 변환기를 제안하고 실험적으로 검증한다. 기존의 비선형 광섬유 루프 미러는 RZ-to-RZ, NRZ-to-RZ, 그리고 RZ-to-NRZ 데이터 형태 변환이 가능한데 반해, 아직까지 NRZ-to-NRZ 변환에 대해 제안된 바 없다. 본 논문에서는 1300 nm 대역 반도체 광 증폭기의 편광의존 이득 특성과 광섬유 루프 미러를 이용하여 1.5 Gbps 속도를 갖는 1300 nm 대역의 NRZ 데이터 신호를 1550 nm 대역의 NRZ 데이터 신호로 바꾸어 주는 NRZ-to-NRZ 파장 변환 실험을 성공적으로 수행하였다.

• 한국산업정보학회논문지
• /
• 제20권6호
• /
• pp.11-20
• /
• 2015

본 연구에서는 카지노 슬롯머신의 회계관리에 사용되고 있는 기존의 SAS 프로토콜을 사용하는 단말기들을 근래에 정의된 인터넷기반의 G2S 프로토콜 서버와 연동하기위한 SAS대G2S 변환 미들웨어시스템을 설계하였다. 두 프로토콜이 갖는 차이점, 폴링방식과 메시지방식, 바이너리 포맷과 XML 포맷, 매칭되지 않는 메시지 등의 문제들을 해결한다. 소프트웨어 구조는 브리지 패턴을 바탕으로 하고 프로토콜을 커넥터 패턴을 바탕으로 하고, 리눅스환경에서 C++와 Python 언어로 구현하였다. 1GMHz-512MB 정도의 사양의 임베디드 시스템의 시작품으로 제품화되어, 2015년 공인 정합성 및 안정성을 테스트를 시험을 통과하였다.

• 한국정보통신학회논문지
• /
• 제8권3호
• /
• pp.614-621
• /
• 2004

현재의 전자문서처리 환경은 WYSIWYG 방식이다. 이를 위해 문서를 논리적인 구조와 물리적인 구조로 구조화하였고 이러한 구조를 마크업언어로 표현하고 있다. 특히 인터넷상의 전자문서 작성 및 교환을 위한 마크업언어로 XML이 발표되어 전자문서의 표현과 같은 전통적인 사용에서부터 검색을 위한 데이터베이스화에 이르기까지 전자문서의 활용 영역이 다양해지고 있다. 그러나 출력 품질면에서 워드프로세서나 전자출판에 의한 전자문서와 XML 문서의 출력 품질은 매우 큰 차이가 있다. 이는 비록 XML 문서가 스타일 정보를 포함하고 있긴 하지만 화면 출력과 인쇄 매체로의 출력 모두 고품질의 출력을 위한 적용이 부족했기 때문이다. 이러한 문제 해결을 위해 W3C에서는 고품질의 XML 출력 문서를 얻을 수 있도록 XSL-FO(XSL-Formatting Object)를 개발하였다. 한편 고품질의 전자출판물을 얻기 위해 폐이지 기술 언어(PDL)가 필요하고, 이의 업계표준인 Postscript가 이미 널리 사용되고 있다. 따라서 본 논문에서는 XML-FO를 PostScript에 적용함으로써 고품질의 XML 출력문서를 얻기 위한 변환기를 설계하였다.