• ETRI Journal
• /
• 제34권3호
• /
• pp.478-481
• /
• 2012

Testing memory and repairing faults have become increasingly important for improving yield. Redundancy analysis (RA) algorithms have been developed to repair memory faults. However, many RA algorithms have low analysis speeds and occupy memory space within automatic test equipment. A fast RA algorithm using simple calculations is proposed in this letter to minimize both the test and repair time. This analysis uses the grouped addresses in the faulty bitmap. Since the fault groups are independent of each other, the time needed to find solutions can be greatly reduced using these fault groups. Also, the proposed algorithm does not need to store searching trees, thereby minimizing the required memory space. Our experiments show that the proposed RA algorithm is very efficient in terms of speed and memory requirements.

• 대한임베디드공학회논문지
• /
• 제8권5호
• /
• pp.265-272
• /
• 2013

This paper addresses a control allocation method for fault-tolerant control by redistributing redundant control surfaces. The proposed method is based on a classical daisy chain approach for the compensation of faulty actuators. The existing daisy chain method calculates a desired moment according to a number of actuator groups. However, this method has a significant limitation; that is, any faulty actuator belonging to the last actuator group cannot be compensated, since there is no more redundant actuator group that can be used to generate the required moments. In this paper, a modified daisy chain method is proposed to overcome this problem. Using the proposed method, the order of actuator groups is readjusted so that actuator groups containing any faulty actuator are always placed in an upper group instead of the last one. A set of simulation results with an F-18 HARV aircraft demonstrate that the proposed method can achieve better performance than the existing daisy chain method.

• 한국항공우주학회지
• /
• 제44권3호
• /
• pp.256-265
• /
• 2016

소프트웨어 기반의 고장허용이란 장비의 일부분에 소프트웨어 고장이 발생하더라도 허용할 수 있도록 장비를 설계하는 것을 의미힌다. 고장허용을 위한 설계 방법은 크게 하드웨어 기반 고장허용 설계 방법과 소프트웨어 기반 고장허용 설계 방법이 있으며, 시스템의 특징에 따라 적절한 방법의 고장허용 설계 방법 선택이 필요하다. 본 논문에서는 하드웨어적으로 이중화로 구성된 비행조종컴퓨터의 소프트웨어 기반 고장허용 설계 기법에 대하여 기술하였다. 소프트웨어 기반의 고장허용 설계를 위하여 소프트웨어 고장을 분류하고, 고장에 대한 검출 방법을 설계한 후, 고장발생시 복구 방법을 설계하였다. 설계된 방법의 유효성을 확인하기 위하여 전용 소프트웨어 시험 환경을 통해 설계된 소프트웨어 기반 고장허용 설계의 타당성을 검증하였다.

• 한국초전도ㆍ저온공학회논문지
• /
• 제10권2호
• /
• pp.30-33
• /
• 2008

Several kinds of superconducting fault current limiters (SFCLs), which reduces huge fault current, have been developing by many research groups. The SFCL has no impedance during normal operation, so it dose not give any influence to electric power system. The resistive type SFCL reduces the fault current with the impedance generated in the superconducting part of the SFCL when the fault current exceeds the critical current of SFCL. In this paper, a new type resistive SFCL made of bifilar coil wound with two different high-Tc superconducting (HTS) wires in parallel. Although a bifilar coil has theoretically no inductance, the bifilar coil made in this paper could generate inductance at fault. The specifications of the used two wires were considerably different, thus current distribution between the two HTS wire was different at fault. When the fault current exceeded the critical current of one wire in the bifilar coil, the momentary sharp increase of impedance was detected. Base on the results, a new resistive type SFCL can generate not only resistance but also inductance, which can be used to control a fault current in the future.

• 전기의세계
• /
• 제21권4호
• /
• pp.39-44
• /
• 1972

This paper describes a new approach for minimizing working memory spaces without loosing too much amount of computing time in the analysis of power system faults. This approach requires the decomposition of alrge power system into several small groups of subsystems, forms individual bus impedance matrics, store them in the auxiliary memory, later assembles them to the original total system by algorithms. And also the approach uses techniques for diagonalizing primitive impedances and expanding the system bus impedance matrices by adding a fault bus. These scheme ensures a remarkable savings of working storage and continous computations of fault currents and voltages with the voried fault locations.

• 한국지진공학회:학술대회논문집
• /
• 한국지진공학회 2002년도 춘계 학술발표회 논문집
• /
• pp.28-35
• /
• 2002

The probabilistic seismic hazard analysis for engineering needs several active fault parameters as input data. Fault slip rates, the segmentation model for each fault, and the date of the most recent large earthquake in seismic hazard analysis are the critical pieces of information required to characterize behavior of the faults. Slip rates provide a basis for calculating earthquake recurrence intervals. Segmentation models define potential rupture lengths and are inputs to earthquake magnitude. The most recent event is used in time-dependent probability calculations. These data were assembled by expert source-characterization groups consisting of geologists, geophysicists, and seismologists evaluating the information available for earth fault. The procedures to prepare inputs for seismic hazard are illustrated with possible segmentation scenarios of capable fault models and the seismic hazards are evaluated to see the implication of considering capable faults models.

• 한국소음진동공학회:학술대회논문집
• /
• 한국소음진동공학회 2005년도 추계 학술대회논문집(수송기계편)
• /
• pp.200-203
• /
• 2005

Ball bearings not only sustain the system, but permit the rotational component to rotate. Excessive radial or axial load and many other reasons can cause faults to be created and grown rapidly in each component. The grown faults make noise and vibration, which can make the system unstable. Therefore, it is important to detect faults as early as possible. For this reason, there have been many researches on fault detection method of early faults in a ball bearing. The fault defection methods can be categorized to several groups by signal processing methods. Not all the methods are efficient for finding early faults. We select representative methods known as efficient for detecting early faults and compare the results for inspecting which method is effective.

• Smart Structures and Systems
• /
• 제19권4호
• /
• pp.415-429
• /
• 2017

This paper focuses on the impact of the wave passage effect on the long-span bridge. In order to make the wave passage effect more obvious, ground motion samples are selected from the near-fault ground motion of the 1999 Chi-Chi earthquake and an arch bridge with a 280m main span is selected as a bridge sample. The motion ground samples are divided into two groups according to the characteristics of near-fault. A sequence of fragility curves is developed. It is shown that the seismic damage is increased by the wave passage effect and the increase is more obvious in the near-fault ground motion.

• 암석학회지
• /
• 제1권1호
• /
• pp.25-33
• /
• 1992

경기육괴 서남부는 주로 시생대에 속하는 서산층군 및 대산층군과 고기원생대에 속하는 부천층군 및 경기편마암복합체에 속하는 부천-서산 편마암복합체로 구성된다. 당진단층 동편에는 중기원생대에 속하는 안양층군과 안양화강편마암이 분포되며 당진단층 서편에는 태안층군이 이들 시생대 및 고기원생대층군들을 부정합으로 덮고있다. 시생대층군은 주로 고암피볼라이트 변성상을 보여주며 암피볼라이트상 및 녹색편암상인 제2, 제3의 변성작용들이 중복되어 나타난다. 부천 및 안양층군은 암피볼라이트상과 녹색편암상을 보여주며 곳에 따라 중생대 변성작용으로 사료되는 녹색편암상이 중복되어 있다. 태안층군과 중생대의 대동층군은 녹색편암상을 보여준다.

• Journal of Electrical Engineering and Technology
• /
• 제13권6호
• /
• pp.2485-2492
• /
• 2018

The rapid development of large-scale integrated circuits has brought great challenges to the circuit testing and diagnosis, and due to the lack of exact fault models, inaccurate analog components tolerance, and some nonlinear factors, the analog circuit fault diagnosis is still regarded as an extremely difficult problem. To cope with the problem that it's difficult to extract fault features effectively from masses of original data of the nonlinear continuous analog circuit output signal, a novel approach of feature extraction and dimension reduction for analog circuit fault diagnosis based on wavelet packet decomposition, local linear embedding algorithm, and clone selection algorithm (WPD-LLE-CSA) is proposed. The proposed method can identify faulty components in complicated analog circuits with a high accuracy above 99%. Compared with the existing feature extraction methods, the proposed method can significantly reduce the quantity of features with less time spent under the premise of maintaining a high level of diagnosing rate, and also the ratio of dimensionality reduction was discussed. Several groups of experiments are conducted to demonstrate the efficiency of the proposed method.