• Title/Summary/Keyword: electrical connections

Search Result 187, Processing Time 0.027 seconds

Multi-level Modeling and Simulation for Sustainable Energy (대체 에너지의 다중레벨 모델링과 시뮬레이션)

  • van Duijsen, P.J.;Oh, Yong-Taek
    • The Journal of Korean Institute for Practical Engineering Education
    • /
    • v.3 no.1
    • /
    • pp.15-24
    • /
    • 2011
  • Modeling and simulation for Green Energy depends largely on the type of system under investigation. The topics are very wide ranging from semiconductor physics (solar), electrical motor/generator (wind turbines), power electronics (grid connections) to typical control strategies. To correctly model these technologies requires a broad set of models and various simulation techniques. To further refine or detail the simulation the modeling has to be performed on a specific level, being system, circuit or component level. Combinations of several levels allows gradually improving the validity of the overall model against available parameters and model equations.

  • PDF

Stereoscopic Video Coding for Subway Accident Monitoring System (지하철 사고 감시를 위한 스테레오 비디오 부호화 기법)

  • Oh, Seh-Chan;Kim, Gil-Dong;Park, Sung-Hyuk
    • Proceedings of the KIEE Conference
    • /
    • 2005.10b
    • /
    • pp.484-486
    • /
    • 2005
  • Passenger safety is a primary concern of railway system but, it has been urgent issue that dozens of people are killed every year when they falloff from train platforms. Recently, advancements in IT have enabled applying vision sensors to railway environments, such as CCTV and stereo camera sensors. In this paper, we propose a stereoscopic video coding scheme for subway accident monitoring system. The proposed scheme is designed for providing flexible video among various displays, such as control center, station employees and train driver. We uses MPEG-2 standard for coding the left-view sequence and IBMDC for predicting the P- and B-types of frames of the right-view sequence. IBMDC predicts matching block by interpolating both motion and disparity predicted macroblocks. To provide efficient stereoscopic video service. we define both temporally and spatially scalable layers for each eye's-view by using the concept of Spatio-Temporal scalability. According to the experimental results. we expect the proposed functionalities will play a key role in establishing highly flexible stereoscopic video codec for ubiquitous display environment where devices and network connections are heterogeneous.

  • PDF

Development of a Digital System for Protection and Control of a Substation Part 2 - Development of Fiber Optic Network (변전소의 보호.제어를 위한 디지탈 시스템 개발 PART 2 - 광 통신망 개발)

  • Kwon, W.H.;Park, S.H.;Kim, M.J.;Lee, Y.I.;Park, H.K.;Moon, Y.S.;Yoon, M.C.;Kim, I.D.;Lee, J.H.
    • Proceedings of the KIEE Conference
    • /
    • 1992.07a
    • /
    • pp.362-364
    • /
    • 1992
  • In this paper, the development of a fiber optic network for an integrated digital protection relay system is described. The structure of the developed network is determined to loosen the optic requirements and to have good extensibility while providing sufficient functions for protection and control for substations. The network has a hierarchical structure with two levels. The upper level handles data for monitoring and control of the system with star topology. The lower level manages the real time data for bus protection with one-to-one connections. Communication flows of each level are described. The HDLC is employed as the network protocol.

  • PDF

Design and Development Digital Line Checker for the Pin Number Testing of Circuit Board Inspection System (디지털 배선 검사기 설계 및 개발에 대한 연구)

  • Park, Young-Seok;Jung, Woon-Ki;Park, Dong-Jin;Kim, Sung-Deok;Ko, Yun-Seok;Ryu, Chang-Keun
    • Proceedings of the KIEE Conference
    • /
    • 2002.04a
    • /
    • pp.96-98
    • /
    • 2002
  • This paper proposes the digital pin line checker which can extremely improve the efficiency of the pine line checking using a micro processor. The line checker is designed which can check efficiently up to maximum 2048 pin. Alarm busser is designed ringing real-timely the case that the pin line is connected differently with real node number. Accordingly the comparing and identifying work visually the node number showing on the displaying board with real node number is avoided after the electronic stimulus enforce to the pin of the fixture by the test engineer. The digital line checker is designed based on the 8051. And the effectiveness and accuracy of the proposed line checking strategy is tested by simulating the several error connections for pin lines on the small scale board.

  • PDF

Design and Analysis of State-of-the-Art Technologies for Development of Floating Photovoltaic System (수상태양광 발전시스템 설계 및 요소기술 분석)

  • Jin, Taeseok
    • Journal of the Korean Society of Industry Convergence
    • /
    • v.17 no.4
    • /
    • pp.227-233
    • /
    • 2014
  • Information presented in this study is intended to inform candidates as they prepare to design and structure the floatovoltaics solar power system. A developed floatovoltaics solar power generation results from the combination of PV plant technology and PV floating technology. This floating-based PV system is a new concept for PV development. The PV floating technology opens new opportunities to give value to unused areas so far while preserving valuable land for more adapted activities. Therefore the land-use conflicts are avoided and the environmental impact is minimized. Therefore the technology offers an interesting opportunity to regions facing on drought during summer time without any negative impact to the eco-system. This study describe the basic components of a floatovoltaics solar power system. A typical system consist of floating system and solar modules, a control device, rechargeable batteries, a load or device and the associated electrical connections. The floating system is specifically designed to keep all metallic components above water leaving only 100% recyclable, closed cell foam filled HDPE plastic floats in contact with the water. As the first case that can maximize the power generation efficiency of PV internationally, it is expected that this study will be utilized as a primary guide for future development of floating type PV system.

Test of a Current Limiting Module for Verifying of the SFCL Design (초전도 한류기 설계 검증을 위한 초전도 한류 모듈 단락 특성 시험)

  • Yang, S.E.;Kim, W.S.;Lee, J.Y.;Kim, H.;Yu, S.D.;Hyun, O.B.;Kim, H.R.
    • Progress in Superconductivity and Cryogenics
    • /
    • v.14 no.3
    • /
    • pp.13-17
    • /
    • 2012
  • KEPCO Research Institute has been researching a Superconducting Fault Current Limiter (SFCL) which is considered one of solutions of fault current problems with Korea Institute of Machinery & Materials (KIMM) and Hanyang University since 2011. In this paper, we fabricated a current limiting module and conducted electrical short circuit tests for checking the validity of the transmission level SFCL design. Based on the short circuit characteristics of the second generation High Temperature Superconductor (HTS), we analyzed the short circuit characteristics of 3 parallel connected superconducting wires. The structure of the HTS wire is as follows: the stainless steel stabilizer of $100{\mu}m$ is laminated on the superconductor layer and under the substrate, both of which are electrically jointed with solder. We fabricated the current limiting module which has 40 series and 6 parallel connections and studied the short circuit characteristics of the module under various voltage levels.

A Manufacturing Process Model of Internet of Things Devices Using a PCB-mounted RFID Tag Chip (PCB 부착형 RFID 태그 칩을 이용한 사물인터넷 디바이스 생산 공정에 대한 모델)

  • Park, Yungi;Seo, Jeongwook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2016.05a
    • /
    • pp.674-675
    • /
    • 2016
  • In this paper, we propose a manufacturing process model of Internet of Things devices using a Printed Circuit Board (PCB)-mounted RFID tag chip for reducing electronic wastes. Electrical and electronic products require a PCB surface mount and many examination. Also, conventional barcode systems cannot provide traceability management in PCB manufacturing before finishing Surface Mount Technology (SMT) process. The proposed process model does not require workers' attaching and detaching process unlike barcode systems. Also, RFID tag chip can record all the data in manufacturing steps. Thus, the number of connections to a database management system (DBMS) can be reduced.

  • PDF

Design of Robust Power System Stabilizers Using Disturbance Rejection Method (외란 소거법을 이용한 강인한 전력 계통 안정화 장치 설계)

  • Kim, Do-Woo;Yun, Gi-Gab;Kim, Hong-Pil;Yang, Hai-Won
    • Proceedings of the KIEE Conference
    • /
    • 1998.07c
    • /
    • pp.1195-1199
    • /
    • 1998
  • In this paper a design method of robust power system stabilizers is proposed by means of robust linear quadratic regulator design technique under power system's operating condition change, which is caused by inner structure uncertainties and disturbances into a power system. It is assumed that the uncertainties present in the system are modeled as one equivalent signal. In this connections an optimal LQR control input for disturbance rejection, the output feedback gain for eliminating the disturbance are calculated. In this case. PSS input signal is obtained on the basis of weighted ${\Delta}P_e$ and $\Delta\omega$. In order to stabilize the overall control of system. Pole placement algorithm is applied in addition. making the poles of the closed loop system to move into a stable region in the complex plane. Some simulations have been conducted to verify the feasibility of the proposed control method on a machine to infinite bus power system. From the simulation results validation of the proposed method could be achieved by comparisons with the conventional PSS with phase lag-lead compensation.

  • PDF

Performance Analysis of Anti-islanding Function for Grid-connected PV Inverter Systems under Parallel Connections (병렬운전하는 계통연계형 태양광 발전용 인버터의 단독운전 검출 성능 분석)

  • Jung, Young-Seok;Yu, Byung-Gyu;Kang, Gi-Hwa
    • Journal of the Korean Solar Energy Society
    • /
    • v.33 no.5
    • /
    • pp.34-40
    • /
    • 2013
  • Islanding phenomenon of photovoltaic system is undesirable because it leads to a safety hazard to utility service personnel and may cause damage to power generation and power supply facilities as a result of unsynchronized re-closure. Anti-islanding protection is an important technical requirement for grid-connected PV system. Until now, various anti-islanding methods for detecting and preventing islanding of photovoltaic and other distributed generations have been proposed. Most of them are focusing on the anti-islanding performance of single PV system according to the related international and domestic standard test procedures. There are few studies on the islanding phenomenon for multiple photovoltaic operation in parallel. This paper presents performance analysis of anti-islanding function for grid-connected PV inverter systems when several PV inverters are connected in parallel.

An Energy-Efficient MAC Protocol for Wireless Wearable Computer Systems

  • Beh, Jounghoon;Hur, Kyeong;Kim, Wooil;Joo, Yang-Ick
    • Journal of information and communication convergence engineering
    • /
    • v.11 no.1
    • /
    • pp.7-11
    • /
    • 2013
  • Wearable computer systems use the wireless universal serial bus (WUSB), which refers to USB technology that is merged with WiMedia physical layer and medium access control layer (PHY/MAC) technical specifications. WUSB can be applied to wireless personal area network (WPAN) applications as well as wired USB applications such as PAN. WUSB specifications have defined high-speed connections between a WUSB host and WUSB devices for compatibility with USB 2.0 specifications. In this paper, we focus on an integrated system with a WUSB over an IEEE 802.15.6 wireless body area network (WBAN) for wireless wearable computer systems. Due to the portable and wearable nature of wearable computer systems, the WUSB over IEEE 802.15.6 hierarchical medium access control (MAC) protocol has to support power saving operations and integrate WUSB transactions with WBAN traffic efficiently. In this paper, we propose a low-power hibernation technique (LHT) for WUSB over IEEE 802.15.6 hierarchical MAC to improve its energy efficiency. Simulation results show that the LHT also integrates WUSB transactions and WBAN traffic efficiently while it achieves high energy efficiency.