• Title/Summary/Keyword: dual memory

Search Result 210, Processing Time 0.023 seconds

A Study on Efficient Test Methodologies on Dual-port Embedded Memories (내장된 이중-포트 메모리의 효율적인 테스트 방법에 관한 연구)

  • Han, Jae-Cheon;Yang, Sun-Woong;Jin, Myoung-Gu;Chang, Hoon
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.8
    • /
    • pp.22-34
    • /
    • 1999
  • In this paper, an efficient test algorithm for embedded dual-port memories is presented. The proposed test algorithm can be used to test embedded dual-port memories faster than the conventional multi-port test algorithms and can be used to completely detect stuck-at faults, transition faults and coupling faults which are major target faults in embedded memories. Also, in this work, BIST which performs the proposed memory testing algorithm is designed using Verilog-HDL, and simulation and synthesis for BIST are performed using Cadence Verilog-XL and Synopsys Design-Analyzer. It has been shown that the proposed test algorithm has high efficiency through experiments on various size of embedded memories.

  • PDF

The Motor-cognitive Training on Cognition and Physical Performance in the Older Adults with Mild Cognition Impairment : A Literature Review

  • Jung, Jihye;Kim, Yong-Seong;Lee, Seungwon
    • Physical Therapy Rehabilitation Science
    • /
    • v.10 no.4
    • /
    • pp.493-502
    • /
    • 2021
  • Objective: Older adults with mild cognitive impairment (MCI) are more likely to progress to dementia. Motor-cognitive training is applied as a dual-task to improve the cognitive and physical functions of older adults with MCI. The purpose of the study was to know the recent trends in motor training types and outcome measures used for motor-cognitive training in older adults with MCI. Design: Aliterature review Methods: This literature review was conducted in Pubmed, MEDLINE® and Google Scholar with the following key words: older adults, mild cognitive impairment, motor-cognitive training, cognition, and dual-task. The 7 studies were found with the search tool and all studies were randomized controlled trials. Results: In motor-cognitive training in older adults with MCI, 6 studies applied aerobic exercise. And 3 out of 6 studies also applied strengthening exercises. One study applied dual tasks without aerobic exercise. In the 6 studies, overall cognitive and executive function were used as outcome measures, and physical function was evaluated as gait performance. Memory and physical frailty were also used as measurement tools. As a result of all studies, when motor-cognitive training was applied, cognition and physical performance showed significant results. Conclusions: A recent five-year study applied mainly aerobic exercise and strength training to older adults with MCI and found it to improve cognitive and physical performance.

Analysis of System Performance of Change the Ring Architecture on Dual Ring CC-NUMA System (이중 링 CC-NUMA 시스템에서 링 구조 변화에 따른 시스템 성능 분석)

  • Yun, Joo-Beom;Jhang, Seong-Tae;Jhon, Shik-Jhon
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.29 no.2
    • /
    • pp.105-115
    • /
    • 2002
  • Since NUMA architecture has to access remote memory an interconnection network determines the performance of CC-NUMA system Bus which has been used as a popular interconnection network has many limits to build a large-scale system because of the limited physical scalabilty and bandwidth Dual ring interconnection network composed of high speed point-to-point links is made up for resolving the defects of the bus for large-scale system But it also has a problem that the response latency is rapidly increased when many node are attached to snooping based CC-NUMA system with dual ring In this paper we propose a chordal ring architecture in order to overcome the problem of the dual ring on snooping based CC-NUMA system and design and efficient link controller adopted to this architecture. We also analyze the effects of chordal ring architecture on the system performance and the response latency by using probability driven simulator.

A Pilot Selection Method Using Divided Attention Test (주의 분배력 분석을 통한 조종사 선발 방법에 관한 연구)

  • Lee Dal-Ho
    • Journal of the military operations research society of Korea
    • /
    • v.11 no.1
    • /
    • pp.33-46
    • /
    • 1985
  • This study develops a scientific method in pilot selection by analysing a divided attention performance between the successful pilots and the failures in a flight training course. To measure the divided attention performance, Dual Task Method is used in which the primary task is a tracking task while the secondary tasks are, 1. short-term memory task 2. choice reaction task 3. judgement task. Result shows that the performance of the pilots is significantly better (p < 0.1) than that of the failures in divided attention performance. In addition, the differences in the divided attention performance between the two groups are increased in proportion to the difficulty of the task and especially in the short term memory, the increment is most dramatic.

  • PDF

An Efficient Algorithm for a Block Angular Linear Program with the Same Blocks (부분문제가 같은 블록대각형 선형계획문제의 효율적인 방볍)

  • 양병학;박순달
    • Journal of the Korean Operations Research and Management Science Society
    • /
    • v.12 no.2
    • /
    • pp.42-50
    • /
    • 1987
  • This objective of this paper is to develop an efficient method with small memory requirement for a feed-mixing problem on a micro computer. First this method uses the decomposition principle to reduce the memory requirement. Next, the decomposition principle is modified to fit the problem. Further four different variations in solving subproblems are designed in order to improve efficiency of the principle. According to the test with respect to the processing time, the best variation is such that the dual simplex method is used, and the optimal basis of a previous subproblem is used as an initial basis, and the master problem is (M +1) dimensional. In general, the convergence of solution becomes slower near the optimal value. This paper introduces a termination criterion for a sufficiently good solution. According to the test, 5%-tolerence is acceptable with respect to the relation between the processing time and optimal value.

  • PDF

Real-time Implementation of G.723.1A Speech Coder Using a TMS320VC5402 DSP (TMS320VC5402 DSP를 이용한 G.723.1A 음성부호화기의 실시간 구현)

  • Lee, Song-Chan;Chung, Ik-Joo
    • Speech Sciences
    • /
    • v.10 no.2
    • /
    • pp.65-75
    • /
    • 2003
  • This paper describes the issues associated with the real-time implementation of G.723.1A dual-rate speech coder on a TMS320VC5402 DSP. Firstly, the main features of the G.723.1A speech coder and the procedure involved in the implementation using assembly and C languages are discussed. Various real-time implementation issues such as memory/MIPS tradeoffs are also presented. For fixed-point implementation, we converted the ITU-T fixed-point ANSI C code into TMS320VC5402 code in the bit-exact way through verification using the test vectors. Finally, as the result of implementation, we present the MIPS and memory requirement for the real-time operation.

  • PDF

Flexible bistable chiral splay nematic display mode using reactive mesogens

  • Bae, Kwang-Soo;Lee, You-Jin;You, Chang-Jae;Kim, Jae-Hoon
    • Journal of Information Display
    • /
    • v.12 no.4
    • /
    • pp.195-198
    • /
    • 2011
  • Proposed herein is a flexible bistable chiral splay nematic display mode with an enhanced memory retention time under external distortion. By adopting the polymerized reactive-mesogen structure mixed in a liquid crystal layer, local anchoring energy is generated on the boundary between the polymer structures, and the relaxation from the ${\pi}$-twisted state to the initial splay state could be interrupted. As a result, the memory retention time becomes significantly longer, and the stability against the external distortion is enhanced.

The implementation of an 8*8 2-D DCT using ROM-based multipliers (ROM 방식의 곱셈기를 이용한 8*8 2차원 DCT의 구현)

  • 이철동;정순기
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.11
    • /
    • pp.152-161
    • /
    • 1996
  • This paper descrisbes the implementation of a 20D DCT that can be used for video conference, JPEG, and MPEG-related applications. The implemented DCT consists of two 1-D DCTs and a transposed memory between them, and uses ROM-based multipliers instead of conventional ones. As the system bit length, the minimum bit length that satisfies the accuracy specified by the ITU standard H.261 was chosen through the simulations using the C language. The proposed design uses a dual port RAM for the transposed memory, and processes two bits of input-pixel data simultaneously t ospeed up addition process using two sets of ROMs. The basic system architecture was designed using th Synopsys schematic editor, and internal modules were described in VHDL and synthesized to logic level after simulation. Then, the compass silicon compiler was used to create the final lyout with 0.8um CMOS libraries, using the standard cell approach. The final layout contains about 110, 000 transistors and has a die area of 4.68mm * 4.96mm, and the system has the processing speed of about 50M pixels/sec.

  • PDF

Performance Evaluation of TDX-families DTMF Receiver with the QFT (QFT를 이용한 TDX-계열 교환기용 DTMF 수신기의 성능평가)

  • 윤달환
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.26 no.11C
    • /
    • pp.133-139
    • /
    • 2001
  • The economical detection of dual-tone multi-frequency(DTMF) signals is an important factor when developing cost-effective telecommunication equipment. Each channel has independently a DTMF receiver, and it informs the detected signal to processors. In order to detect the DTMF signals, this paper analyze the power spectra of the DTMF receiver by using the QFT algorithm. As experimental result, by analyzing 2$\^$M/ real data in terms of ITU-T specification, it show that the QFT algorithm improve the performance of the DTMF receiver and can save memory waste and can the real-time processing.

  • PDF

The Methodology of Systematic Global Calibration for Process Simulator

  • Lee, Jun-Ha;Lee, Hoong-Joo
    • Transactions on Electrical and Electronic Materials
    • /
    • v.5 no.5
    • /
    • pp.180-184
    • /
    • 2004
  • This paper proposes a novel methodology of systematic global calibration and validates its accuracy and efficiency with application to memory and logic devices. With 175 SIMS profiles which cover the range of conditions of implant and diffusion processes in the fabrication lines, the dominant diffusion phenomenon in each process temperature region has been determined. Using the dual-pearson implant model and fully-coupled diffusion model, the calibration was performed systematically. We applied the globally calibrated process simulator parameters to memory and logic devices to predict the optimum process conditions for target device characteristics.