• Proceedings of the Korean Society for Technology of Plasticity Conference
• /
• 2005.10a
• /
• pp.393-397
• /
• 2005

A process map has been developed, which can identify the process conditions for weak mechanical bonding at the contact surface during the direct extrusion of a Cu-Ti bimetal wire bundle. Bonding mechanism between Cu and Ti is assumed as a cold pressure welding. Then, the plastic deformation at the contact zone causes mechanical bonding and a new bonding criterion fur pressure welding is developed as a function of the principal stretch ratio and normal pressure at the contact surface by analyzing micro local extrusion at the contact zone. The averaged deformation behavior of Cu-Ti bimetal wire is adopted as a constitutive behavior at a material point in the finite element analysis of Cu-Ti wire bundle extrusion. Various process conditions for bundle extrusions are examined. The deformation histories at the three points, near the surface, in the middle and near the center, in the cross section of a bundle are traced and the proposed new bonding criterion is applied to predict whether the mechanical bonding at the Cu-Ti contact surface happens. Finally, a process map for the direct extrusion of Cu-Ti bimetal wire bundle is proposed.

• Journal of Magnetics
• /
• v.10 no.2
• /
• pp.41-43
• /
• 2005

We have investigated an optical waveguide isolator with a multimode interference section by wafer direct bonding, operating at a wavelength $1.55\;{\mu}m$. In order to fabricate the device for monolithic integration, the wafer direct bonding between a magnetic garnet material as a cladding layer and a semiconductor guiding layer has been achieved. We found that wafer direct bonding between InP and GGG $(Gd_3Ga_5O_{12})$ is effective for the integration of a waveguide optical isolator. The isolation ratio was obtained to be 2.9 dB in the device.

• Korean Journal of Materials Research
• /
• v.11 no.3
• /
• pp.159-163
• /
• 2001

The success of SDB (silicon wafer direct bonding) technology can be estabilished by bonding on the bonded interface with no defects and Preventing temperature dependent bubbles. In this research, we observed the behavior of the intrinsic bubbles by transmitting the infrared light and the increase of the bubble pressure was found. And, the $SiO_2$-$SiO_2$ bonded wafer was achieved, which generates no intrinsic bubbles in the annealing under the atmospheric pressure. The intrinsic bubbles in the $SiO_2$-$SiO_2$ bonded wafer were generated in the annealing in the ultra high vacuum. This experimental result shows the relation between the bubble growth and the pressure.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2010.05a
• /
• pp.293-294
• /
• 2010

• Journal of the Microelectronics and Packaging Society
• /
• v.26 no.4
• /
• pp.7-13
• /
• 2019

Power module is getting attention from electronic industries such as solar cell, battery and electric vehicles. Transient liquid phase (TLP) boding, sintering with Ag and Cu powders and wire bonding are applied to power module packaging. Sintering is a popular process but it has some disadvantages such as high cost, complex procedures and long bonding time. Meanwhile, TLP bonding has lower bonding temperature, cost effectiveness and less porosity. However, it also needs to improve ductility of the intermetallic compounds (IMCs) at the joint. Wire boding is also an important interconnection process between semiconductor chip and metal lead for direct bonded copper (DBC). In this study, TLP bonding using Sn-based solders and wire bonding process for power electronics packaging are described.

• Journal of the Microelectronics and Packaging Society
• /
• v.27 no.1
• /
• pp.17-24
• /
• 2020

As an interconnect scaling faces a technical bottleneck, the device stacking technologies have been developed for miniaturization, low cost and high performance. To manufacture a stacked device structure, a vertical interconnect becomes a key process to enable signal and power integrities. Most bonding materials used in stacked structures are currently solder or Cu pillar with Sn cap, but copper is emerging as the most important bonding material due to fine-pitch patternability and high electrical performance. Copper bonding has advantages such as CMOS compatible process, high electrical and thermal conductivities, and excellent mechanical integrity, but it has major disadvantages of high bonding temperature, quick oxidation, and planarization requirement. There are many copper bonding processes such as dielectric bonding, copper direct bonding, copper-oxide hybrid bonding, copper-polymer hybrid bonding, etc.. As copper bonding evolves, copper-oxide hybrid bonding is considered as the most promising bonding process for vertically stacked device structure. This paper reviews current research trends of copper bonding focusing on the key process of Cu-SiO₂ hybrid bonding.

• Korean Journal of Materials Research
• /
• v.14 no.5
• /
• pp.315-321
• /
• 2004

The void evolution in direct bonding process of $Si/Si_3$$N_4$ ∥ $SiO_2$/Si silicon wafer pairs has been investigated with an infrared camera. The voids that formed in the premating process grew in the conventional furnace annealing process at a temperature of $600^{\circ}C$. The voids are never shrunken even with the additional annealing process at the higher temperatures. We observed that the voids became smaller and disappeared with sequential scanning by our newly proposed fast linear annealing(FLA). FLA irradiates the focused line-shape halogen light on the surface while wafer moves from one edge to the other. We also propose the void shrinking mechanism in FLA with the finite differential method (FDM). Our results imply that we may eliminate the voids and enhance the yield for the direct bonding of wafer pairs by employing FLA.

• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2003.09a
• /
• pp.253-257
• /
• 2003

The low temperature flip chip technique is applied to the package of the temperature-sensitive devices for LCD systems and image sensors since the high temperature process degrades the polymer materials in their devices. We will introduce the various low temperature flip chip bonding techniques; a conventional flip chip technique using eutectic Bi-Sn (mp: $138^{\circ}C$) or eutectic In-Ag (mp: $141^{\circ}C$) solders, a direct bump-to-bump bonding technique using solder bumps, and a low temperature bonding technique using low temperature solder pads.

• Proceedings of the Korean Institute of Building Construction Conference
• /
• 2016.05a
• /
• pp.22-23
• /
• 2016

This study aims to derive the optimal condition that ensures the monolithicity of ultra-high performance concrete (UHPC), through the evaluation of bonding shear performance with respect to the time of cold joint occurrence during the placement. From the direct shear test, while the normalized bonding shear strength reduction of UHPC with the delay time of 15 minutes was the lowest at around 8%, a dramatic degradation of bonding shear performance was observed after 15 minutes. XRD analysis of the middle and surface sections was performed in order to analyze the composition of the thin film formed at the surface of UHPC, and as a result, the main ingredient appeared to be SiO₂ from the XRD pattern of middle and surface sections, which is believed to be the result of the rising of SiO₂-based filler, used as anadmixture in this study, toward the surface, due to its low specific gravity.

• Proceedings of the KIEE Conference
• /
• 1998.07g
• /
• pp.2501-2503
• /
• 1998

In this paper, the silicon-nitride membrane structure for IR sensor was fabricated through the etching and the direct bonding. The PTO layer as a IR detection layer was deposited on the membrane and its characteristics were measured. The attack of PTO layer during the etching of silicon wafer as well as the thermal isolation of the IR detection layer can be solved through the method of bonding/etching of silicon wafer. Because the PTO layer of c-axial orientation raised thermal polarization without polling, the more integration capability can be achieved. The surface roughness of the membrane was measured by AFM, the micro voids and the non-contacted area were inspected by IR detector, and the bonding interface was observed by SEM. The polarization characteristics and the dielectric characteristics of the PTO layer were measured, too.