• Title/Summary/Keyword: digital receiver

Search Result 744, Processing Time 0.025 seconds

Development of a Digital Receiver for Detecting Radar Signals (레이더 신호 탐지용 디지털수신기 개발)

  • Cha, Minyeon;Choi, Hyeokjae;Kim, Sunghoon;Moon, Byungjin;Kim, Jaeyun;Lee, Jonghyun
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.22 no.3
    • /
    • pp.332-340
    • /
    • 2019
  • Electronic warfare systems are needed to be advantageous in the modern war. Many radar threat signals with various frequency spectrums and complicated techniques exist. For detecting the threats, a receiver with wide and narrow-band digital processing is needed. To process a wide-band searching mode, a polyphase filter bank has become the architecture of choice to efficiently detect threats. A polyphase N-path filter aligns the re-sampled time series in each path, and a discrete Fourier transform aligns phase and separates the sub-channel baseband aliases. Multiple threats and CW are detected or rejected when the signals are received in different sub-channels. And also, to process a narrow-band precision mode, a direct down converter is needed to reduce aliasing by using a decimation filter. These digital logics are designed in a FPGA. This paper shows how to design and develop a wide and narrow-band digital receiver that is capable to detect the threats.

Design and Fabrication of the System in Package for the Digital Broadcasting Receiver (디지털 방송 수신용 System in Package 설계 및 제작)

  • Kim, Jee-Gyun;Lee, Heon-Yong
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.1
    • /
    • pp.107-112
    • /
    • 2009
  • This paper describes design and fabrication issues of the SiP(System in Package) one-chip for a portable digital broadcasting receiver. It includes RF tuner chip, demodulator chip and passive components for the receiver system. When we apply the SiP one-chip technology to the broadcasting receiver, the system board size can be reduced from $776mm^2$ to $144mm^2$. SiP one-chip has an advantage that the area reduces more 81% than separated chips. Also the sensitivity performance advances -1dBm about 36 channels in the RF weak electric field, the power consumption reduces about 2mW and the C/N keeps on the same level.

A Study on Acquisition of Direct Sequence Spread Spectrum Signal Using Non-coherent Digital Correlator (비동기식 디지털 상관기를 이용한 직접부호계열 확산신호의 초기동기에 관한 연구)

  • Lee, Jung Hoon;Lee, Choong Woong
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.24 no.1
    • /
    • pp.1-9
    • /
    • 1987
  • In this paper, the acquisition performance of a receiver that utilizes a non-coherent digital correlator is analyzed. In order to analyze the acquisition performance, the probability density function of a receiver output random variable has been derived approximately. Using this function, the acquisition performance of the coarse acquisition code receiver in a global positioning system is analyzed.

  • PDF

A GPS Receiver Structure for Multi-beamforming (다중 빔 형성을 위한 GPS 수신기 구조)

  • Lee, Geon-Woo;Lim, Deok-Won;Lee, Chang-Won;Park, Chan-Sik;Hwang, Dong-Hwan;Lee, Sang-Jeong
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.12 no.2
    • /
    • pp.182-190
    • /
    • 2009
  • GPS receivers can be disrupted by intentional or unintentional jamming, then it is unable to receive GPS signals and it is impossible to get the correct navigation results. Anti-jamming schemes using array antennas are being studied well due to high performance of those, and the efforts to apply them to GPS receiver are also being done. A GPS receiver structure for a multiple beam-forming scheme among those schemes has been proposed in this paper, and the performance is also compared with that using a general GPS receiver structure. For a general GPS receiver structure, each satellite signal which is formed by a beam-forming scheme is summed to be processed in a part of digital signal processing. For a proposed GPS receiver structure, however, each satellite signal is respectively processed by a designated channel in a part of digital signal processing. Finally, it is confirmed that the proposed GPS receiver structure is superior to a general GPS receiver structure in a point of the carrier to noise power ratio and the navigation accuracy using a software platform.

A Single-Chip, Multichannel Combined R2MFC/DTMF/CCT Receiver Using Digital Signal Processor (DSP 칩을 이용한 다중채널 R2MFC/DTMF/CCT 겸용 수신기)

  • 김덕환;이형호;김대영
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.31B no.10
    • /
    • pp.21-31
    • /
    • 1994
  • This paper describes the multichannel combined R2MFC/DTMF/CCT reciver which provides a signaling service functions for call processing control in digital switching system. Using the TMS320C25 DSP chip, we have implemented multi-function receriver shich processes 8 channels of R2MFC, DTMF, and CCT signals simultaneously. In order to increase the channel multiplicity of the combined receiver. R2MFC and CCT receiver were employed by discrete Fourier transform(DFT) method using Goertzel algorithm, and DTMFreceiver was employ by infinite impulse reponse(IIR) filtering method using 4KHz subsampling technique. The combined receiver has 4 function modes for each channel such as R2MFC, DTMF, CCT, and Idle modes. The function mode of each channel may be selected at any time by single-chip micro-controller(.mu.C). Hence, the number of channels assigned for each function mode can be adjusted dynamically according to the signaling traffic variations. From the experimental test results using the test-bed, it has been proved that the combined receiver statisfies all receiver satisfies all receiver specifications, and provides good channel multiplicity and performance, Therefore, it may give a great improvement than existing receiver in cost, reliability, availability, and serviceability.

  • PDF

Optical Signals Using Superposition of Optical Receiver Modes

  • Lee, Jae Seung
    • Current Optics and Photonics
    • /
    • v.1 no.4
    • /
    • pp.308-314
    • /
    • 2017
  • A particular optical receiver has its own optical receiver modes (ORMs) determined by its optical and electrical filters. Superposing the ORM waveforms at the transmitter, we can generate a new type of optical signals, called ORM signals. After optical detection, they produce pre-specified voltage waveforms accurately, which is advantageous for digital signal processing. Assuming a Gaussian optical receiver, where the optical and electrical filters are Gaussian, we illustrate various phase-shift keying ORM signals using two ORMs by changing their relative phase. We also illustrate multi-level ORM signal patterns using two or more ORMs.

The Implementation of DDC for the WLAN Receiver (WLAN 수신기를 위한 Digital Down Converter (DDC) 구현)

  • Jeong, Kil-Hyun
    • Journal of the Korea Society of Computer and Information
    • /
    • v.17 no.2
    • /
    • pp.113-118
    • /
    • 2012
  • In this paper, we discuss the design of the Digital Down Converters for the IEEE 802.11 wireless LAN receiver, which can be used for the customized receiver. The customized receiver can be used for special puropsed services which cannot be realized using the general custom chip. In the OFDM receiver, DDC receives the up sampled Inphase/Quadrature signal from the AD converter and process down sampling and filtering procedures using the Cascaded Intergrator Filter and FIR filters. We discuss the structure and design methodology of DDC's and analyze the simulation results.

An Optimized Multi-Bit Digital FSK Receiver Robust to CFO for Long-Range WPAN Applications (광역 WPAN 응용을 위한 주파수 오차에 강인한 최적 다중비트 디지털 FSK 수신기)

  • Oh, Mi-Kyung;Choi, Sangsung
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.39A no.1
    • /
    • pp.43-49
    • /
    • 2014
  • This paper proposes an optimized multi-bit digital FSK receiver robust to large carrier frequency offset (CFO) toward recently emerging long-range WPAN standards. Due to a short preamble length and strict BER requirements, we design a simple multi-bit digital demodulator combined with CFO estimator which guarantees the target BER performance. Simulation results verify that the proposed FSK receiver achieves CFO-free BER performance with the short preamble and satisfies the BER requirement by the recent WPAN applications.

Design of Cic roll-off Compensation Filter in Digital Receiver For W-CDMA NODE-B (W-CDMA 기지국용 디지털 수신기의 CIC 롤 오프 보상필터 설계)

  • 김성도;최승원
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.40 no.12
    • /
    • pp.155-160
    • /
    • 2003
  • Owing to the advances in ADC and DSP technologies, signals in If band, which once had to be processed in analog technology, can new be digitally processed. This is referred to as "Digital IF" or "Digital Radio", which is a preliminary stage of SDR. Applying the digital radio technology to a multi-carrier receiver design, a processing gain is generated through an over-sampling of input data. In the digital receiver, decimation is performed for reducing the computational complexity CIC and half band filter is used together with the decimation as an anti-alising filter. The CIC filter, however, should introduce the roll-off phenomenon in the passband, which causes the receiving performance to be considerably degraded due to the distorted Passband flatness of receiving filter. In this paper, we designed a CIC roll-off compensation filter for W-CDMA digital receiver. The performance of the proposed compensation filter is confirmed through computer simulations in such a way that the BER is minimized by compensating the roll-off characteristics.off characteristics.