• Title/Summary/Keyword: current mismatch

Search Result 171, Processing Time 0.025 seconds

Effect of Speech Degradation and Listening Effort in Reverberating and Noisy Environments Given N400 Responses

  • Kyong, Jeong-Sug;Kwak, Chanbeom;Han, Woojae;Suh, Myung-Whan;Kim, Jinsook
    • Korean Journal of Audiology
    • /
    • v.24 no.3
    • /
    • pp.119-126
    • /
    • 2020
  • Background and Objectives: In distracting listening conditions, individuals need to pay extra attention to selectively listen to the target sounds. To investigate the amount of listening effort required in reverberating and noisy backgrounds, a semantic mismatch was examined. Subjects and Methods: Electroencephalography was performed in 18 voluntary healthy participants using a 64-channel system to obtain N400 latencies. They were asked to listen to sounds and see letters in 2 reverberated×2 noisy paradigms (i.e., Q-0 ms, Q-2000 ms, 3 dB-0 ms, and 3 dB-2000 ms). With auditory-visual pairings, the participants were required to answer whether the auditory primes and letter targets did or did not match. Results: Q-0 ms revealed the shortest N400 latency, whereas the latency was significantly increased at 3 dB-2000 ms. Further, Q-2000 ms showed approximately a 47 ms delayed latency compared to 3 dB-0 ms. Interestingly, the presence of reverberation significantly increased N400 latencies. Under the distracting conditions, both noise and reverberation involved stronger frontal activation. Conclusions: The current distracting listening conditions could interrupt the semantic mismatch processing in the brain. The presence of reverberation, specifically a 2000 ms delay, necessitates additional mental effort, as evidenced in the delayed N400 latency and the involvement of the frontal sources in this study.

Effect of Speech Degradation and Listening Effort in Reverberating and Noisy Environments Given N400 Responses

  • Kyong, Jeong-Sug;Kwak, Chanbeom;Han, Woojae;Suh, Myung-Whan;Kim, Jinsook
    • Journal of Audiology & Otology
    • /
    • v.24 no.3
    • /
    • pp.119-126
    • /
    • 2020
  • Background and Objectives: In distracting listening conditions, individuals need to pay extra attention to selectively listen to the target sounds. To investigate the amount of listening effort required in reverberating and noisy backgrounds, a semantic mismatch was examined. Subjects and Methods: Electroencephalography was performed in 18 voluntary healthy participants using a 64-channel system to obtain N400 latencies. They were asked to listen to sounds and see letters in 2 reverberated×2 noisy paradigms (i.e., Q-0 ms, Q-2000 ms, 3 dB-0 ms, and 3 dB-2000 ms). With auditory-visual pairings, the participants were required to answer whether the auditory primes and letter targets did or did not match. Results: Q-0 ms revealed the shortest N400 latency, whereas the latency was significantly increased at 3 dB-2000 ms. Further, Q-2000 ms showed approximately a 47 ms delayed latency compared to 3 dB-0 ms. Interestingly, the presence of reverberation significantly increased N400 latencies. Under the distracting conditions, both noise and reverberation involved stronger frontal activation. Conclusions: The current distracting listening conditions could interrupt the semantic mismatch processing in the brain. The presence of reverberation, specifically a 2000 ms delay, necessitates additional mental effort, as evidenced in the delayed N400 latency and the involvement of the frontal sources in this study.

Study on Precise Positioning using Hybrid Track Circuit system in Metro (하이브리드 궤도회로를 이용한 지하철 정위치정차에 대한 연구)

  • Jung, Ho-Hung;Ko, Yang-Og;Li, Chang-Long;Lee, Key-Seo
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.8 no.3
    • /
    • pp.471-477
    • /
    • 2013
  • We have studied on the possibility of precise positioning using hybrid Track Circuit system. Hybrid Track Circuit uses RFID which replaces UHF. Hybrid Track Circuit is a part of next generation railroad signal system which is available to communicate with a railway on board system based on a realtime operating system. If applicate on a current hand operating subway, phenomenon caused by driver's mistake such as passing a stop without stopping or mismatch error between PSD and train door should be prevented.

The Study of Fluoride Film Properties for TFT gate insulator application (박막트랜지스터 게이트 절연막 응용을 위한 불화막 특성연구)

  • Kim, Do-Young;Choi, Suk-Won;Yi, Jun-Sin
    • Proceedings of the KIEE Conference
    • /
    • 1998.11c
    • /
    • pp.737-739
    • /
    • 1998
  • Gate insulators using various fluoride films were investigated for thin film transistor applications. Conventional oxide containing materials exhibited high interface states, high $D_{it}$ gives an increased threshold voltage and poor stability of TFT. To improve TFT performances, we must reduce interface trap charge density between Si and gate insulator. In this paper, we investigated gate insulators such as such as $CaF_2$, $SrF_2$, $MgF_2$ and $BaF_2$. These materials exhibited an improvement in lattice mismatch, difference in thermal expansion coefficient, and electrical stability MIM and MIS devices were employed for an electrical characterization and structural property examination. Among the various fluoride materials, $CaF_2$ film showed an excellent lattice mismatch of 0.737%, breakdown electric field higher than 1.7MV/cm and leakage current density of $10^{-6}A/cm^2$. This paper probes a possibility of new gate insulator material for TFT application.

  • PDF

Effects of Stress Mismatch on the Electrical Characteristics of Amorphous Silicon TFTs for Active-Matrix LCDs

  • Lee, Yeong-Shyang;Chang, Jun-Kai;Lin, Chiung-Wei;Shih, Ching-Chieh;Tsai, Chien-Chien;Fang, Kuo-Lung;Lin, Hun-Tu;Gan, Feng-Yuan
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2006.08a
    • /
    • pp.729-732
    • /
    • 2006
  • The effect of stress match between silicon nitride ($SiN_2$) and hydrogenated amorphous silicon (a-Si:H) layers on the electrical characteristics of thin-film transistors (TFTs) has been investigated. The result shows that modifying the deposition conditions of a Si:H and $SiN_2$ thin films can reduce the stress mismatch at a-Si:H/SiNx interface. Moreover, for best a-Si:H TFT characteristics, the internal stress of gate $SiN_2$ layer with slightly nitrogen-rich should be matched with that of a-Si:H channel layer. The ON current, field-effect mobility, and stability of TFTs can be enhanced by controlling the stress match between a-Si:H and gate insulator. The improvement of these characteristics appears to be due to both the decrease of the interface state density between the a-Si:H and SiNx layer, and the good dielectric quality of the bottom nitride layer.

  • PDF

The Study of Fluoride Film Properties for Thin Film Transistor Gate Insulator Application (박막트랜지스터 게이트 절연막 응용을 위한 불화막 특성연구)

  • Kim, Do-Yeong;Choe, Seok-Won;An, Byeong-Jae;Lee, Jun-Sin
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.48 no.12
    • /
    • pp.755-760
    • /
    • 1999
  • Various fluoride films were investigated for a gate insulator of thin film transistor application. Conventional oxide containing materials like $SiO_2\;Ta_2O_5\; and \; Al_2O_3$ exhibited high interface states which lead to an increased threshold voltage and poor stability of TFT. In this paper, we investigated gate insulators using a binary matrix system of fluoride such as $CaF_2,\; SrF_2\; MgF_2,\; and\; BaF_2$. These materials exhibited an improvement in lattice mismatch, interface state and electrical stability. MIM and MIS devices were employed for an electrical characterization and structural property examination. Among the various fluoride materials, $CaF_2$ film showed an excellent lattice mismatch of 5%, breakdown electric field higher than 1.2MV/cm and leakage current density of $10^{-7}A/cm^2$. MIS diode having $Ca_2$ film as an insulation layer exhibited the interface states as low as $1.58\times10^{11}cm^{-2}eV^{-1}$. This paper probes a possibility of new gate insulator materials for TFT applications.

  • PDF

Enhanced Simulated Annealing-based Global MPPT for Different PV Systems in Mismatched Conditions

  • Wang, Feng;Zhu, Tianhua;Zhuo, Fang;Yi, Hao;Fan, Yusen
    • Journal of Power Electronics
    • /
    • v.17 no.5
    • /
    • pp.1327-1337
    • /
    • 2017
  • Photovoltaic (PV) systems are influenced by disproportionate impacts on energy production caused by frequent mismatch cases. The occurrence of multiple maximum power points (MPPs) adds complexity to the tracking process in various PV systems. However, current maximum-power point tracking (MPPT) techniques exhibit limited performance. This paper introduces an enhanced simulated annealing (ESA)-based GMPPT technique against multiple MPP issues in P-V curve with different PV system structures. The proposed technique not only distinguishes global and local MPPs but also performs rapid convergence speed and high tracking accuracy of irradiance changing and restart capability detection. Moreover, the proposed global maximum power tracking algorithm can be applied in the central converter of DMPPT and hybrid PV system to meet various application scenarios. Its effectiveness is verified by simulation and test results.

Reactive RF Magnetron Sputter Deposited $Y_2O_3$ Films as a Buffer Layer for a MFIS Transistor

  • Lim, Dong-Gun;Jang, Bum-Sik;Moon, Sang-Il;Junsin Yi
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.07a
    • /
    • pp.47-50
    • /
    • 2000
  • This paper investigated structural and electrical properties of $Y_2$ $O_3$ as a buffer layer of single transistor FRAM (ferroelectric RAM). $Y_2$ $O_3$ buffer layers were deposited at a low substrate temperature below 40$0^{\circ}C$ and then RTA (rapid thermal anneal) treated. Investigated parameters are substrate temperature, $O_2$ partial pressure, post-annealing temperature, and suppression of interfacial $SiO_2$ layer generation. For a well-fabricated sample, we achieved that leakage current density ( $J_{leak}$) in the order of 10$^{-7}$ A/$\textrm{cm}^2$, breakdown electric field ( $E_{br}$ ) about 2 MV/cm for $Y_2$ $O_3$ film. Capacitance versus voltage analysis illustrated dielectric constants of 7.47. We successfully achieved an interface state density of $Y_2$ $O_3$/Si as low as 8.72x1010 c $m^{-2}$ e $V^{-1}$ . The low interface states were obtained from very low lattice mismatch less than 1.75%.

  • PDF

Recent Progress in Immunotherapy for Metastatic Colorectal Cancer (전이성 대장암에 대한 면역치료의 최신 지견)

  • Seong Jung Kim;Jun Lee
    • Journal of Digestive Cancer Research
    • /
    • v.10 no.2
    • /
    • pp.65-73
    • /
    • 2022
  • A breakthrough in immunotherapy has changed the outlook for metastatic colorectal cancer (mCRC) treatment as the immune surveillance evasion mechanism of tumor cells has been continuously elucidated. Immune checkpoint inhibitors (ICI), such as pembrolizumab, nivolumab, and ipilimumab, which block immune checkpoint receptors or ligands have been approved for the treatment of mismatch repair deficient (dMMR)/microsatellite instability-high (MSI-H) mCRC based on numerous clinical studies. However, 50% of dMMR/MSI-H mCRC and most mismatch repair proficient/microsatellite stable mCRC remained unresponsive to current immunotherapy. Clinical trials on combination therapy that adds various treatments, such as target agents, chemotherapy, or radiation therapy to ICI, have been actively conducted to overcome this immunotherapy limitation. Further studies on safety and efficacy are needed although several trials presented promising data. Additionally, dMMR/MSI-H, tumor mutation burden, and programmed cell death ligand-1 expression have been studied as biomarkers for predicting the treatment response to immunotherapy, but the discovery and validation of more sensitively predictable biomarkers remained necessary. Thus, this study aimed to review recent studies on immunotherapy in mCRC, summarize the efficacy and limitation of immunotherapy, and describe the biomarkers that predict treatment response.

A Class-C type Wideband Current-Reuse VCO With 2-Step Auto Amplitude Calibration(AAC) Loop (2 단계 자동 진폭 캘리브레이션 기법을 적용한 넓은 튜닝 범위를 갖는 클래스-C 타입 전류 재사용 전압제어발진기 설계)

  • Kim, Dongyoung;Choi, Jinwook;Lee, Dongsoo;Lee, Kang-Yoon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.11
    • /
    • pp.94-100
    • /
    • 2014
  • In this paper, a design of low power Current-Reuse Voltage Controlled Oscillator (VCO) which has wide tuning range about 1.95 GHz ~ 3.15 GHz is presented. Class-C type is applied to improve phase noise and 2-Step Auto Amplitude Calibration (AAC) is used for minimizing the imbalance of differential VCO output voltage which is main issue of Current-Reuse VCO. The mismatch of differential VCO output voltage is presented about 1.5mV ~ 4.5mV. This mismatch is within 0.6 % compared with VCO output voltage. Proposed Current-Reuse VCO is designed using CMOS $0.13{\mu}m$ process. Supply voltage is 1.2 V and current consumption is 2.6 mA at center frequency. The phase noise is -116.267 dBc/Hz at 2.3GHz VCO frequency at 1MHz offset. The layout size is $720{\times}580{\mu}m^2$.