• IEIE Transactions on Smart Processing and Computing
• /
• v.6 no.2
• /
• pp.133-139
• /
• 2017

Vehicles have increasingly evolved and become intelligent with convergence of information and communications technologies (ICT). Vehicle communications (VC) has become one of the major necessities for intelligent vehicles. However, VC suffers from serious security problems that hinder its commercialization. Hence, the IEEE 1609 Wireless Access Vehicular Environment (WAVE) protocol defines a security service for VC. This service includes Advanced Encryption Standard-Counter with CBC-MAC (AES-CCM) for data encryption in VC. A high-speed AES-CCM crypto module is necessary, because VC requires a fast communication rate between vehicles. In this study, we propose and implement an efficient AES-CCM hardware architecture for high-speed VC. First, we propose a 32-bit substitution table (S_Box) to reduce the AES module latency. Second, we employ key box register files to save key expansion results. Third, we save the input and processed data to internal register files for secure encryption and to secure data from external attacks. Finally, we design a parallel architecture for both cipher block chaining message authentication code (CBC-MAC) and the counter module in AES-CCM to improve performance. For implementation of the field programmable gate array (FPGA) hardware, we use a Xilinx Virtex-5 FPGA chip. The entire operation of the AES-CCM module is validated by timing simulations in Xilinx ISE at a speed of 166.2 MHz.

• Clean Technology
• /
• v.21 no.2
• /
• pp.90-95
• /
• 2015

Digital microfluidic electroporation system was used for the transformation of microalgae and we have obtained higher transformation efficiency and viability than that of conventional method. Key parameters of electroporation such as pulse voltage, number, and duration time were systematically investigated for two different microalgal strains with and without cell wall. We have found that cell wall does not always have negative effects on the gene transformation of microalgae. Parallel processing of proposed digital microfluidic electroporation was demonstrated together with on chip culture of microalgae.

• Journal of the Korean Society for Precision Engineering
• /
• v.27 no.1
• /
• pp.91-98
• /
• 2010

The increasing of power and processing speed and miniaturization of central processor unit (CPU) used in electronics equipment requires better performing thermal management systems. A typical thermal management package consists of thermal interfaces, heat dissipaters, and external cooling systems. There have been a number of experimental techniques and procedures for estimating thermal conductivity of thin, compressible thermal interface material (TIM). The TIM performance is affected by many factors and thus TIM should be evaluated under specified application conditions. In compact packaging of electronic equipment the chip is interfaced with a thin heat spreader. As the package is made thinner, the coupling between heat flow through TIM and that in the heat spreader becomes stronger. Thus, a TIM characterization system for considering the heat spreader effect is proposed and demonstrated in detail in this paper. The TIM test apparatus developed based on ASTM D-5470 standard for thermal interface resistance measurement of high performance TIM, including the precise measurement of changes in in-situ materials thickness. Thermal impedances are measured and compared for different directions of heat dissipation. The measurement of the TIM under the practical conditions can thus be used as the thermal criteria for the TIM selection.

• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 2007.04a
• /
• pp.477-480
• /
• 2007

저전력 OFDM(orthogonal frequency division multiplexing) 시스템용 FFT(Fast-Fourier-Transform) LSI를 저전력 동작을 시키기 위해서 FFT LSI는 current-mode 회로로 구현되었다. Current-mode FFT LSI에서, VIC(Voltage-to-current converter)는 입력 전압 신호를 전류로 바꾸는 first main device이다. 저전력 OFDM을 위해 FFT LSI와 VIC가 한 개의 칩과 결합되는 것을 고려하면, VIC는 전력 손실은 낮고, VIC와 FFT LSI 사이에서의 DC offset 전류는 최소인 작은 크기의 chip으로 설계되어야 한다. 본 논문에서는 새로운 VIC를 제안한다. 선형 동작구간을 넓히고 DC offset 전류를 대폭 감소하는 방법을 제시하였다. VIC는 0.35[um] CMOS process로 구현되었으며, 시뮬레이션 결과에 따르면 제안된 VIC는 current-mode FFT LSI와 0.1[uA] 미만의 매우 작은 DC offset 전류, 1.4[V]의 넓은 선형구간을 갖으며, 저전력으로 동작한다.

• Progress in Medical Physics
• /
• v.5 no.2
• /
• pp.27-34
• /
• 1994

In this study, we developed E.C.G telemetry system by using a digital communication method. This system is composed of a number of Ambulatory Telemetry System(ATS)'s that use for the same frequency and one center monitoring system(CMS) utilized the personal computer. The purpose of the ATS is, Therefore, to present for acqusition ECG data and transmitting to CMS. The ATS hardware is based on one chip microprocessor (8096) included A/D convert, ECG pre amplifier, ID-decoder, TRX Gateway and FM TRX module. Using the PC can be convinet to processing and deposite for long terms continued patient data.

• Food Science and Biotechnology
• /
• v.17 no.5
• /
• pp.1038-1046
• /
• 2008

This study was carried out to develop a small-sized biosensor based on surface plasmon resonance (SPR) for the rapid identification of insecticide residues for food safety. The SPR biosensor module consists of a single 770 nm-light emitting diodes (LED) light source, several optical lenses for transferring light, a hemisphere sensor chip, photo detector, A/D converter, power source, and software for signal processing using a computer. Except for the computer, the size and weight of the sensor module are 150 (L)$\times$70 (W)$\times$120 (H) mm and 828 g, respectively. Validation and application procedures were designed to assess refractive index analysis, affinity properties, sensitivity, linearity, limits of detection, and robustness which includes an analysis of baseline stability and reproducibility of ligand immobilization using carbamate (carbofuran and carbaryl) and organophosphate (cadusafos, ethoprofos, and chlorpyrifos) insecticide residues. With direct binding analysis, insecticide residues were detected at less than the minimum 0.01 ppm and analyzed in less than 100 sec with a good linear relationship. Based on these results, we find that the binding interaction with active target groups in enzymes using the miniaturized SPR biosensor could detect low concentrations which satisfy the maximum residue limits for pesticide tolerance in Korea, Japan, and the USA.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.41 no.5
• /
• pp.91-97
• /
• 2004

A digital over-sampling noise-shaping coder to achieve the processing accuracy for the audio signal bandwidth is designed. In order to implement an optimized design of the noise-shaping coder as a form of U (intellectual property), circuit design techniques that optimize the multiplication and the ROM architectures are proposed with emphasis on the low-voltage operation under 2.0 V and the minimization of the hardware resources. In the design and verification methodology, the overall architectures and the internal bit width have been determined through behavioral simulations. The overall performances including timing margin have been estimated through transistor-level simulations. Furthermore, the test results of the implemented chip using a 0.35-${\mu}{\textrm}{m}$ standard CMOS process proposed the validity of the proposed circuits and the design methodology.

• The KIPS Transactions:PartA
• /
• v.12A no.1 s.91
• /
• pp.7-12
• /
• 2005

Scattered look-ahead(SLA) pipelining method can be efficiently used for high-speed or low-power applications of digital II R filters. Although the pipelined filters are guaranteed to be stable by this method, these filters suffer from large roundoff noise when the poles are crowded within some critical regions. An angle and radius constrained II R fille. design approach using modified Remez exchange algorithm and least squares algorithm is proposed to avoid tight pole-crowding in pipelined filters, resulting in improved frequency responses and reduced coefficient sensitivities. Experimental results demonstrate that our proposed method leads to chip area reduction by $33{\%}$ and low power by $45{\%}$ against the conventional method.

• Proceedings of the Korea Society of Information Technology Applications Conference
• /
• 2005.11a
• /
• pp.285-288
• /
• 2005

We propose a novel programmable miniature vision module based on a custom designed analog VLSI (aVLSI) chip. The vision module consists of the optical flow vision sensor embedded with commercial off-the-shelves digital hardware; in our case is the Intel XScale PXA270 processor enforced with a programmable gate array device. The aVLSI sensor provides gray-scale imager data as well as smooth optical flow estimates, thus each pixel gives a triplet of information that can be continuously read out as three independent images. The particular computational architecture of the custom designed sensor, which is fully parallel and also analog, allows for efficient real-time estimations of the smooth optical flow. The Intel XScale PXA270 controls the sensor read-out and furthermore allows, together with the programmable gate array, for additional higher level processing of the intensity image and optical flow data. It also provides the necessary standard interface such that the module can be easily programmed and integrated into different vision systems, or even form a complete stand-alone vision system itself. The low power consumption, small size and flexible interface of the proposed vision module suggests that it could be particularly well suited as a vision system in an autonomous robotics platform and especially well suited for educational projects in the robotic sciences.

• Journal of KIISE:Computer Systems and Theory
• /
• v.28 no.6
• /
• pp.301-309
• /
• 2001

본 논문에서는 RSA 암호 시스템의 핵심 과정인 모듈로 멱승 연산에 대한 새로운 하드웨어 구조를 제시한다. 본 방식은 몽고메리 곱셈 알고리즘을 사용하였으며 기존의 방법들이 데이터 종속 그래프(DG : Dependence Graph)를 수직으로 매핑한 것과는 달리 여기서는 수평으로 매핑하여 1차원 선형 어레이구조를 구성하였다. 그 결과로 멱승시에 중간 결과값이 순차적으로 나와서 바로 다음 곱셈을 위한 입력으로 들어갈 수 있기 때문에 100%의 처리율(throughput)을 이룰 수 있고, 수직 매핑 방식에 비해 절반의 클럭 횟수로 연산을 해낼 수 있으며 컨트롤 또한 단순해지는 장점을 가진다. 각 PE(Processing Element)는 2개의 전가산기와 3개의 멀티플렉서로 이루어져 있고, 암호키의 비트수를 k비트라 할 때 k+3개의 PE만으로 파이프라인구조를 구현하였다. 1024비트 RSA데이터의 암호 똔느 복호를 완료하는데 2k$^2$+12k+19의 클럭 수가 소요되며 클럭 주파수 100Mhz에서 약 50kbps의 성능을 보인다. 또한, 제안된 하드웨어는 내부 계산 구조의 지역성(locality), 규칙성(regularity) 및 모듈성(modularity) 등으로 인해 실시간 고속 처리를 위한 VLSI 구현에 적합하다.